SI Implementation of TargetInstrInfo. More...

#include "SIInstrInfo.h"
#include "AMDGPU.h"
#include "AMDGPUInstrInfo.h"
#include "AMDGPULaneMaskUtils.h"
#include "GCNHazardRecognizer.h"
#include "GCNSubtarget.h"
#include "SIMachineFunctionInfo.h"
#include "Utils/AMDGPUBaseInfo.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/Analysis/ValueTracking.h"
#include "llvm/CodeGen/GlobalISel/GenericMachineInstrs.h"
#include "llvm/CodeGen/LiveIntervals.h"
#include "llvm/CodeGen/MachineCycleAnalysis.h"
#include "llvm/CodeGen/MachineDominators.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineScheduler.h"
#include "llvm/CodeGen/RegisterScavenging.h"
#include "llvm/CodeGen/ScheduleDAG.h"
#include "llvm/IR/DiagnosticInfo.h"
#include "llvm/IR/IntrinsicsAMDGPU.h"
#include "llvm/MC/MCContext.h"
#include "llvm/Support/AMDGPUAsyncStages.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Target/TargetMachine.h"
#include <tuple>
#include "AMDGPUGenInstrInfo.inc"
#include "AMDGPUGenSearchableTables.inc"

Classes
struct	llvm::AMDGPU::AMDGPUBlockingCyclesInfo
struct	llvm::SIInstrInfo::ThreeAddressUpdates
	Helper struct for the implementation of 3-address conversion to communicate updates made to instruction operands. More...

Namespaces
namespace	llvm
	This is an optimization pass for GlobalISel generic memory operations.
namespace	llvm::AMDGPU

Macros
#define	DEBUG_TYPE "si-instr-info"
#define	GET_INSTRINFO_CTOR_DTOR
#define	GET_ImageDimIntrinsicTable_IMPL
#define	GET_RsrcIntrinsics_IMPL
#define	GET_GFX1250BlockingCyclesTable_DECL
#define	GET_GFX1250BlockingCyclesTable_IMPL
#define	GENERATE_RENAMED_GFX9_CASES(OPCODE)

Functions
static unsigned	getNumOperandsNoGlue (SDNode *Node)
static bool	nodesHaveSameOperandValue (SDNode N0, SDNode N1, AMDGPU::OpName OpName)
	Returns true if both nodes have the same value for the given operand `Op`, or if both nodes do not have this operand.
static bool	canRemat (const MachineInstr &MI)
static std::tuple< unsigned, unsigned, unsigned >	splitGlobalAddressRelocFlags (const GCNSubtarget &ST, const MachineOperand &SrcOp)
static bool	isStride64 (unsigned Opc)
static bool	memOpsHaveSameBasePtr (const MachineInstr &MI1, ArrayRef< const MachineOperand * > BaseOps1, const MachineInstr &MI2, ArrayRef< const MachineOperand * > BaseOps2)
static void	reportIllegalCopy (const SIInstrInfo TII, MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, const DebugLoc &DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, const char Msg="illegal VGPR to SGPR copy")
static void	indirectCopyToAGPR (const SIInstrInfo &TII, MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, const DebugLoc &DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, RegScavenger &RS, bool RegsOverlap, Register ImpUseSuperReg=Register())
	Handle copying from SGPR to AGPR, or from AGPR to AGPR on GFX908.
static void	expandSGPRCopy (const SIInstrInfo &TII, MachineBasicBlock &MBB, MachineBasicBlock::iterator MI, const DebugLoc &DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, const TargetRegisterClass *RC, bool Forward)
static unsigned	getIndirectVGPRWriteMovRelPseudoOpc (unsigned VecSize)
static unsigned	getIndirectSGPRWriteMovRelPseudo32 (unsigned VecSize)
static unsigned	getIndirectSGPRWriteMovRelPseudo64 (unsigned VecSize)
static unsigned	getSGPRSpillSaveOpcode (unsigned Size, bool NeedsCFI)
static unsigned	getVGPRSpillSaveOpcode (unsigned Size, bool NeedsCFI)
static unsigned	getAVSpillSaveOpcode (unsigned Size, bool NeedsCFI)
static unsigned	getWWMRegSpillSaveOpcode (unsigned Size, bool IsVectorSuperClass)
static unsigned	getSGPRSpillRestoreOpcode (unsigned Size)
static unsigned	getVGPRSpillRestoreOpcode (unsigned Size)
static unsigned	getAVSpillRestoreOpcode (unsigned Size)
static unsigned	getWWMRegSpillRestoreOpcode (unsigned Size, bool IsVectorSuperClass)
static MachineInstr *	swapRegAndNonRegOperand (MachineInstr &MI, MachineOperand &RegOp, MachineOperand &NonRegOp)
static MachineInstr *	swapImmOperands (MachineInstr &MI, MachineOperand &NonRegOp1, MachineOperand &NonRegOp2)
static bool	isLegalPkF32OpSel (const SIInstrInfo &TII, const MachineInstr &MI, bool CheckSwappedSrc=false)
static void	preserveCondRegFlags (MachineOperand &CondReg, const MachineOperand &OrigCond)
static unsigned	getNewFMAAKInst (const GCNSubtarget &ST, unsigned Opc)
static unsigned	getNewFMAMKInst (const GCNSubtarget &ST, unsigned Opc)
static bool	memOpsHaveSameBaseOperands (ArrayRef< const MachineOperand * > BaseOps1, ArrayRef< const MachineOperand * > BaseOps2)
static bool	offsetsDoNotOverlap (LocationSize WidthA, int OffsetA, LocationSize WidthB, int OffsetB)
static unsigned	getNewFMAInst (const GCNSubtarget &ST, unsigned Opc)
static bool	changesVGPRIndexingMode (const MachineInstr &MI)
static bool	compareMachineOp (const MachineOperand &Op0, const MachineOperand &Op1)
static bool	isVCmp (const SIInstrInfo &TII, const MachineInstr &MI)
	Return true if `MI` is a VALU comparison, i.e.
static void	copyFlagsToImplicitVCC (MachineInstr &MI, const MachineOperand &Orig)
static Register	findImplicitSGPRRead (const MachineInstr &MI)
static bool	shouldReadExec (const MachineInstr &MI)
static bool	isRegOrFI (const MachineOperand &MO)
static bool	isSubRegOf (const SIRegisterInfo &TRI, const MachineOperand &SuperVec, const MachineOperand &SubReg)
static unsigned	VOP3OpIdxToSrcN (const MachineInstr &MI, unsigned OpIdx)
static void	emitLoadScalarOpsFromVGPRLoop (const SIInstrInfo &TII, MachineRegisterInfo &MRI, MachineBasicBlock &PredBB, MachineBasicBlock &LoopBB, MachineBasicBlock &BodyBB, const DebugLoc &DL, ArrayRef< MachineOperand * > ScalarOps, ArrayRef< Register > PhySGPRs={})
static MachineBasicBlock *	generateWaterFallLoop (const SIInstrInfo &TII, MachineInstr &MI, ArrayRef< MachineOperand * > ScalarOps, MachineDominatorTree *MDT, MachineBasicBlock::iterator Begin=nullptr, MachineBasicBlock::iterator End=nullptr, ArrayRef< Register > PhySGPRs={})
static std::tuple< unsigned, unsigned >	extractRsrcPtr (const SIInstrInfo &TII, MachineInstr &MI, MachineOperand &Rsrc)
static unsigned	subtargetEncodingFamily (const GCNSubtarget &ST)
static bool	isRenamedInGFX9 (int Opcode)
static TargetInstrInfo::RegSubRegPair	getRegOrUndef (const MachineOperand &RegOpnd)
static bool	followSubRegDef (MachineInstr &MI, TargetInstrInfo::RegSubRegPair &RSR)
static bool	isSCCDeadOnExit (MachineBasicBlock *MBB)
static std::optional< std::pair< int64_t, int64_t > >	getSelectConstants (const SIInstrInfo &TII, const MachineRegisterInfo &MRI, const MachineInstr &Sel)
	If `Sel` is an S_CSELECT* of two different constants A and B, return them, truncated to the width of the select.
static bool	setsSCCIfResultIsZero (const MachineInstr &Def, bool &NeedInversion, unsigned &NewDefOpc)

Variables
static cl::opt< unsigned >	BranchOffsetBits ("amdgpu-s-branch-bits", cl::ReallyHidden, cl::init(16), cl::desc("Restrict range of branch instructions (DEBUG)"))
static cl::opt< bool >	Fix16BitCopies ("amdgpu-fix-16-bit-physreg-copies", cl::desc("Fix copies between 32 and 16 bit registers by extending to 32 bit"), cl::init(true), cl::ReallyHidden)
static constexpr AMDGPU::OpName	ModifierOpNames []

Detailed Description

SI Implementation of TargetInstrInfo.

Definition in file SIInstrInfo.cpp.

Macro Definition Documentation

◆ DEBUG_TYPE

#define DEBUG_TYPE "si-instr-info"

Definition at line 42 of file SIInstrInfo.cpp.

◆ GENERATE_RENAMED_GFX9_CASES

#define GENERATE_RENAMED_GFX9_CASES ( OPCODE )

Value:

  case OPCODE##_dpp:                                                           \
  case OPCODE##_e32:                                                           \
  case OPCODE##_e64:

Definition at line 10976 of file SIInstrInfo.cpp.

Referenced by isRenamedInGFX9().

◆ GET_GFX1250BlockingCyclesTable_DECL

#define GET_GFX1250BlockingCyclesTable_DECL

Definition at line 50 of file SIInstrInfo.cpp.

◆ GET_GFX1250BlockingCyclesTable_IMPL

#define GET_GFX1250BlockingCyclesTable_IMPL

Definition at line 51 of file SIInstrInfo.cpp.

◆ GET_ImageDimIntrinsicTable_IMPL

#define GET_ImageDimIntrinsicTable_IMPL

Definition at line 48 of file SIInstrInfo.cpp.

◆ GET_INSTRINFO_CTOR_DTOR

#define GET_INSTRINFO_CTOR_DTOR

Definition at line 44 of file SIInstrInfo.cpp.

◆ GET_RsrcIntrinsics_IMPL

#define GET_RsrcIntrinsics_IMPL

Definition at line 49 of file SIInstrInfo.cpp.

Function Documentation

◆ canRemat()

bool canRemat ( const MachineInstr & MI )

static

Definition at line 120 of file SIInstrInfo.cpp.

References llvm::all_of(), llvm::SIInstrInfo::isSALU(), llvm::SIInstrInfo::isSDWA(), llvm::SIInstrInfo::isSMRD(), llvm::SIInstrInfo::isVOP1(), llvm::SIInstrInfo::isVOP2(), llvm::SIInstrInfo::isVOP3(), and MI.

Referenced by llvm::SIInstrInfo::isReMaterializableImpl().

◆ changesVGPRIndexingMode()

bool changesVGPRIndexingMode ( const MachineInstr & MI )

static

Definition at line 4745 of file SIInstrInfo.cpp.

References MI.

Referenced by llvm::SIInstrInfo::isSchedulingBoundary().

◆ compareMachineOp()

bool compareMachineOp	(	const MachineOperand &	Op0,
		const MachineOperand &	Op1 )

static

Definition at line 5149 of file SIInstrInfo.cpp.

References llvm::MachineOperand::getImm(), llvm::MachineOperand::getReg(), llvm::MachineOperand::getType(), llvm_unreachable, llvm::MachineOperand::MO_Immediate, and llvm::MachineOperand::MO_Register.

Referenced by llvm::SIInstrInfo::verifyInstruction().

◆ copyFlagsToImplicitVCC()

void copyFlagsToImplicitVCC	(	MachineInstr &	MI,
		const MachineOperand &	Orig )

static

Definition at line 5385 of file SIInstrInfo.cpp.

References llvm::MachineOperand::isKill(), llvm::MachineOperand::isUndef(), and MI.

Referenced by llvm::SIInstrInfo::buildShrunkInst().

◆ emitLoadScalarOpsFromVGPRLoop()

void emitLoadScalarOpsFromVGPRLoop	(	const SIInstrInfo &	TII,
		MachineRegisterInfo &	MRI,
		MachineBasicBlock &	PredBB,
		MachineBasicBlock &	LoopBB,
		MachineBasicBlock &	BodyBB,
		const DebugLoc &	DL,
		ArrayRef< MachineOperand * >	ScalarOps,
		ArrayRef< Register >	PhySGPRs = {} )

static

Definition at line 7490 of file SIInstrInfo.cpp.

References DL, MRI, and TII.

◆ expandSGPRCopy()

void expandSGPRCopy	(	const SIInstrInfo &	TII,
		MachineBasicBlock &	MBB,
		MachineBasicBlock::iterator	MI,
		const DebugLoc &	DL,
		MCRegister	DestReg,
		MCRegister	SrcReg,
		bool	KillSrc,
		const TargetRegisterClass *	RC,
		bool	Forward )

static

Definition at line 902 of file SIInstrInfo.cpp.

References llvm::MachineInstrBuilder::addReg(), assert(), llvm::BuildMI(), DL, llvm::SIRegisterInfo::getChannelFromSubReg(), llvm::SIRegisterInfo::getRegSplitParts(), llvm::SIRegisterInfo::getSubRegFromChannel(), I, llvm::Implicit, MBB, MI, llvm::ArrayRef< T >::size(), std::swap(), and TII.

Referenced by llvm::SIInstrInfo::copyPhysReg().

◆ extractRsrcPtr()

std::tuple< unsigned, unsigned > extractRsrcPtr	(	const SIInstrInfo &	TII,
		MachineInstr &	MI,
		MachineOperand &	Rsrc )

static

Definition at line 7837 of file SIInstrInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), llvm::MachineInstrBuilder::addReg(), llvm::BuildMI(), llvm::MachineFunction::getRegInfo(), llvm::Hi_32(), llvm::Lo_32(), MBB, MI, MRI, TII, and uint64_t.

Referenced by llvm::SIInstrInfo::legalizeOperands().

◆ findImplicitSGPRRead()

Register findImplicitSGPRRead ( const MachineInstr & MI )

static

Definition at line 5490 of file SIInstrInfo.cpp.

References MI, and Register.

Referenced by llvm::SIInstrInfo::legalizeOperandsVOP2(), and llvm::SIInstrInfo::verifyInstruction().

◆ followSubRegDef()

bool followSubRegDef	(	MachineInstr &	MI,
		TargetInstrInfo::RegSubRegPair &	RSR )

static

Definition at line 11096 of file SIInstrInfo.cpp.

References getRegOrUndef(), llvm::getRegSequenceSubReg(), MI, llvm::TargetInstrInfo::RegSubRegPair::Reg, and llvm::TargetInstrInfo::RegSubRegPair::SubReg.

Referenced by llvm::getVRegSubRegDef().

◆ generateWaterFallLoop()

MachineBasicBlock * generateWaterFallLoop	(	const SIInstrInfo &	TII,
		MachineInstr &	MI,
		ArrayRef< MachineOperand * >	ScalarOps,
		MachineDominatorTree *	MDT,
		MachineBasicBlock::iterator	Begin = nullptr,
		MachineBasicBlock::iterator	End = nullptr,
		ArrayRef< Register >	PhySGPRs = {} )

static

Definition at line 7735 of file SIInstrInfo.cpp.

References llvm::End, MI, and TII.

Referenced by llvm::SIInstrInfo::createWaterFallForSiCall(), and llvm::SIInstrInfo::legalizeOperands().

◆ getAVSpillRestoreOpcode()

unsigned getAVSpillRestoreOpcode ( unsigned Size )

static

Definition at line 1920 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

Referenced by llvm::SIInstrInfo::getVectorRegSpillRestoreOpcode().

◆ getAVSpillSaveOpcode()

unsigned getAVSpillSaveOpcode	(	unsigned	Size,
		bool	NeedsCFI )

static

Definition at line 1702 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

Referenced by llvm::SIInstrInfo::getVectorRegSpillSaveOpcode().

◆ getIndirectSGPRWriteMovRelPseudo32()

unsigned getIndirectSGPRWriteMovRelPseudo32 ( unsigned VecSize )

static

Definition at line 1547 of file SIInstrInfo.cpp.

References llvm_unreachable.

Referenced by llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo().

◆ getIndirectSGPRWriteMovRelPseudo64()

unsigned getIndirectSGPRWriteMovRelPseudo64 ( unsigned VecSize )

static

Definition at line 1580 of file SIInstrInfo.cpp.

References llvm_unreachable.

Referenced by llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo().

◆ getIndirectVGPRWriteMovRelPseudoOpc()

unsigned getIndirectVGPRWriteMovRelPseudoOpc ( unsigned VecSize )

static

Definition at line 1514 of file SIInstrInfo.cpp.

References llvm_unreachable.

Referenced by llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo().

◆ getNewFMAAKInst()

unsigned getNewFMAAKInst	(	const GCNSubtarget &	ST,
		unsigned	Opc )

static

Definition at line 3874 of file SIInstrInfo.cpp.

References llvm_unreachable, and Opc.

Referenced by llvm::SIInstrInfo::foldImmediate().

◆ getNewFMAInst()

unsigned getNewFMAInst	(	const GCNSubtarget &	ST,
		unsigned	Opc )

static

Definition at line 4394 of file SIInstrInfo.cpp.

References llvm_unreachable, and Opc.

◆ getNewFMAMKInst()

unsigned getNewFMAMKInst	(	const GCNSubtarget &	ST,
		unsigned	Opc )

static

Definition at line 3908 of file SIInstrInfo.cpp.

References llvm_unreachable, and Opc.

Referenced by llvm::SIInstrInfo::foldImmediate().

◆ getNumOperandsNoGlue()

unsigned getNumOperandsNoGlue ( SDNode * Node )

static

Definition at line 85 of file SIInstrInfo.cpp.

References N.

Referenced by llvm::SIInstrInfo::areLoadsFromSameBasePtr().

◆ getRegOrUndef()

TargetInstrInfo::RegSubRegPair getRegOrUndef ( const MachineOperand & RegOpnd )

static

Definition at line 11077 of file SIInstrInfo.cpp.

References assert(), llvm::getRegSubRegPair(), llvm::MachineOperand::isReg(), and llvm::MachineOperand::isUndef().

Referenced by followSubRegDef(), and llvm::getRegSequenceSubReg().

◆ getSelectConstants()

std::optional< std::pair< int64_t, int64_t > > getSelectConstants	(	const SIInstrInfo &	TII,
		const MachineRegisterInfo &	MRI,
		const MachineInstr &	Sel )

static

If Sel is an S_CSELECT* of two different constants A and B, return them, truncated to the width of the select.

Definition at line 11733 of file SIInstrInfo.cpp.

References A(), B(), llvm::MachineInstr::getOpcode(), llvm::MachineInstr::getOperand(), llvm::Lo_32(), MRI, Opc, and TII.

Referenced by llvm::SIInstrInfo::optimizeCompareInstr().

◆ getSGPRSpillRestoreOpcode()

unsigned getSGPRSpillRestoreOpcode ( unsigned Size )

static

Definition at line 1848 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

Referenced by llvm::SIInstrInfo::loadRegFromStackSlot().

◆ getSGPRSpillSaveOpcode()

unsigned getSGPRSpillSaveOpcode	(	unsigned	Size,
		bool	NeedsCFI )

static

Definition at line 1613 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

◆ getVGPRSpillRestoreOpcode()

unsigned getVGPRSpillRestoreOpcode ( unsigned Size )

static

Definition at line 1883 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

Referenced by llvm::SIInstrInfo::getVectorRegSpillRestoreOpcode().

◆ getVGPRSpillSaveOpcode()

unsigned getVGPRSpillSaveOpcode	(	unsigned	Size,
		bool	NeedsCFI )

static

Definition at line 1654 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

Referenced by llvm::SIInstrInfo::getVectorRegSpillSaveOpcode().

◆ getWWMRegSpillRestoreOpcode()

unsigned getWWMRegSpillRestoreOpcode	(	unsigned	Size,
		bool	IsVectorSuperClass )

static

Definition at line 1955 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

Referenced by llvm::SIInstrInfo::getVectorRegSpillRestoreOpcode().

◆ getWWMRegSpillSaveOpcode()

unsigned getWWMRegSpillSaveOpcode	(	unsigned	Size,
		bool	IsVectorSuperClass )

static

Definition at line 1747 of file SIInstrInfo.cpp.

References llvm_unreachable, and llvm::Size.

Referenced by llvm::SIInstrInfo::getVectorRegSpillSaveOpcode().

◆ indirectCopyToAGPR()

void indirectCopyToAGPR	(	const SIInstrInfo &	TII,
		MachineBasicBlock &	MBB,
		MachineBasicBlock::iterator	MI,
		const DebugLoc &	DL,
		MCRegister	DestReg,
		MCRegister	SrcReg,
		bool	KillSrc,
		RegScavenger &	RS,
		bool	RegsOverlap,
		Register	ImpUseSuperReg = Register() )

static

Handle copying from SGPR to AGPR, or from AGPR to AGPR on GFX908.

It is not possible to have a direct copy in these cases on GFX908, so an intermediate VGPR copy is required.

Definition at line 789 of file SIInstrInfo.cpp.

References llvm::MachineInstrBuilder::add(), llvm::MachineInstrBuilder::addReg(), assert(), llvm::BuildMI(), contains(), DL, E(), llvm::SIRegisterInfo::getHWRegIndex(), llvm::getKillRegState(), llvm::MachineOperand::getReg(), llvm::SIRegisterInfo::getRegPressureLimit(), I, llvm::Implicit, llvm::MachineOperand::isImm(), llvm::MachineOperand::isReg(), llvm::Kill, MBB, MI, and TII.

Referenced by llvm::SIInstrInfo::copyPhysReg().

◆ isLegalPkF32OpSel()

bool isLegalPkF32OpSel	(	const SIInstrInfo &	TII,
		const MachineInstr &	MI,
		bool	CheckSwappedSrc = false )

static

Definition at line 2957 of file SIInstrInfo.cpp.

References MI, llvm::SISrcMods::OP_SEL_0, Opc, std::swap(), and TII.

Referenced by llvm::SIInstrInfo::isLegalToSwap(), and llvm::SIInstrInfo::verifyInstruction().

◆ isRegOrFI()

bool isRegOrFI ( const MachineOperand & MO )

static

Definition at line 5534 of file SIInstrInfo.cpp.

References llvm::MachineOperand::isFI(), and llvm::MachineOperand::isReg().

Referenced by llvm::SIInstrInfo::verifyInstruction().

◆ isRenamedInGFX9()

bool isRenamedInGFX9 ( int Opcode )

static

Definition at line 10981 of file SIInstrInfo.cpp.

References GENERATE_RENAMED_GFX9_CASES.

Referenced by llvm::SIInstrInfo::pseudoToMCOpcode().

◆ isSCCDeadOnExit()

bool isSCCDeadOnExit ( MachineBasicBlock * MBB )

static

Definition at line 11642 of file SIInstrInfo.cpp.

References MBB.

◆ isStride64()

bool isStride64 ( unsigned Opc )

static

Definition at line 491 of file SIInstrInfo.cpp.

References Opc.

Referenced by llvm::SIInstrInfo::getMemOperandsWithOffsetWidth().

◆ isSubRegOf()

bool isSubRegOf	(	const SIRegisterInfo &	TRI,
		const MachineOperand &	SuperVec,
		const MachineOperand &	SubReg )

static

Definition at line 5538 of file SIInstrInfo.cpp.

References llvm::MachineOperand::getReg(), llvm::MachineOperand::getSubReg(), llvm::Register::isPhysical(), and TRI.

Referenced by llvm::SIInstrInfo::verifyInstruction().

◆ isVCmp()

bool isVCmp	(	const SIInstrInfo &	TII,
		const MachineInstr &	MI )

static

Return true if MI is a VALU comparison, i.e.

an instruction that writes a lane mask with one bit per lane, and zeroes the bits of lanes that were inactive when it executed.

TODO: Also handle the sdst result of V_ADD_CO_U32 and V_SUB_CO_U32 and V_DIV_SCALE_F32.

Definition at line 5241 of file SIInstrInfo.cpp.

References llvm::AMDGPU::getVOPe32(), MI, and TII.

Referenced by llvm::SIInstrInfo::isMaskedByExec().

◆ memOpsHaveSameBaseOperands()

bool memOpsHaveSameBaseOperands	(	ArrayRef< const MachineOperand * >	BaseOps1,
		ArrayRef< const MachineOperand * >	BaseOps2 )

static

Definition at line 4282 of file SIInstrInfo.cpp.

References E(), I, and llvm::ArrayRef< T >::size().

◆ memOpsHaveSameBasePtr()

bool memOpsHaveSameBasePtr	(	const MachineInstr &	MI1,
		ArrayRef< const MachineOperand * >	BaseOps1,
		const MachineInstr &	MI2,
		ArrayRef< const MachineOperand * >	BaseOps2 )

static

Definition at line 668 of file SIInstrInfo.cpp.

References llvm::ArrayRef< T >::front(), llvm::getUnderlyingObject(), llvm::MachineInstr::hasOneMemOperand(), llvm::isa(), and llvm::MachineInstr::memoperands_begin().

Referenced by llvm::SIInstrInfo::memOpsHaveSameBase(), and llvm::RISCVInstrInfo::shouldClusterMemOps().

◆ nodesHaveSameOperandValue()

bool nodesHaveSameOperandValue	(	SDNode *	N0,
		SDNode *	N1,
		AMDGPU::OpName	OpName )

static

Returns true if both nodes have the same value for the given operand Op, or if both nodes do not have this operand.

Definition at line 94 of file SIInstrInfo.cpp.

References llvm::SDNode::getMachineOpcode(), and llvm::SDNode::getOperand().

Referenced by llvm::SIInstrInfo::areLoadsFromSameBasePtr().

◆ offsetsDoNotOverlap()

bool offsetsDoNotOverlap	(	LocationSize	WidthA,
		int	OffsetA,
		LocationSize	WidthB,
		int	OffsetB )

static

Definition at line 4293 of file SIInstrInfo.cpp.

References llvm::LocationSize::getValue(), and llvm::LocationSize::hasValue().

◆ preserveCondRegFlags()

void preserveCondRegFlags	(	MachineOperand &	CondReg,
		const MachineOperand &	OrigCond )

static

Definition at line 3444 of file SIInstrInfo.cpp.

References llvm::MachineOperand::isKill(), llvm::MachineOperand::isUndef(), llvm::MachineOperand::setIsKill(), and llvm::MachineOperand::setIsUndef().

Referenced by llvm::SIInstrInfo::insertBranch(), and llvm::SIInstrInfo::insertSelect().

◆ reportIllegalCopy()

void reportIllegalCopy	(	const SIInstrInfo *	TII,
		MachineBasicBlock &	MBB,
		MachineBasicBlock::iterator	MI,
		const DebugLoc &	DL,
		MCRegister	DestReg,
		MCRegister	SrcReg,
		bool	KillSrc,
		const char *	Msg = "illegal VGPR to SGPR copy" )

static

Definition at line 772 of file SIInstrInfo.cpp.

References llvm::MachineInstrBuilder::addReg(), llvm::BuildMI(), C(), DL, llvm::DS_Error, llvm::Function::getContext(), llvm::MachineFunction::getFunction(), llvm::getKillRegState(), MBB, MI, Msg, and TII.

Referenced by llvm::SIInstrInfo::copyPhysReg().

◆ setsSCCIfResultIsZero()

bool setsSCCIfResultIsZero	(	const MachineInstr &	Def,
		bool &	NeedInversion,
		unsigned &	NewDefOpc )

static

Definition at line 11755 of file SIInstrInfo.cpp.

References llvm::MachineOperand::isDead(), MRI, and TII.

Referenced by llvm::SIInstrInfo::optimizeCompareInstr().

◆ shouldReadExec()

bool shouldReadExec ( const MachineInstr & MI )

static

Definition at line 5512 of file SIInstrInfo.cpp.

References llvm::SIInstrInfo::isSALU(), llvm::SIInstrInfo::isSMRD(), llvm::SIInstrInfo::isVALU(), and MI.

Referenced by llvm::SIInstrInfo::verifyInstruction().

◆ splitGlobalAddressRelocFlags()

std::tuple< unsigned, unsigned, unsigned > splitGlobalAddressRelocFlags	(	const GCNSubtarget &	ST,
		const MachineOperand &	SrcOp )

static

Definition at line 140 of file SIInstrInfo.cpp.

References llvm_unreachable, llvm::SIInstrInfo::MO_ABS32_HI, llvm::SIInstrInfo::MO_ABS32_LO, llvm::SIInstrInfo::MO_ABS64, llvm::SIInstrInfo::MO_GOTPCREL, llvm::SIInstrInfo::MO_GOTPCREL32_HI, llvm::SIInstrInfo::MO_GOTPCREL32_LO, llvm::SIInstrInfo::MO_GOTPCREL64, llvm::SIInstrInfo::MO_MASK, llvm::SIInstrInfo::MO_REL32_HI, llvm::SIInstrInfo::MO_REL32_LO, and llvm::SIInstrInfo::MO_REL64.

Referenced by llvm::SIInstrInfo::expandPostRAPseudo().

◆ subtargetEncodingFamily()

unsigned subtargetEncodingFamily ( const GCNSubtarget & ST )

static

◆ swapImmOperands()

MachineInstr * swapImmOperands	(	MachineInstr &	MI,
		MachineOperand &	NonRegOp1,
		MachineOperand &	NonRegOp2 )

static

Definition at line 2941 of file SIInstrInfo.cpp.

References llvm::MachineOperand::getImm(), llvm::MachineOperand::getTargetFlags(), MI, llvm::MachineOperand::setImm(), and llvm::MachineOperand::setTargetFlags().

Referenced by llvm::SIInstrInfo::commuteInstructionImpl().

◆ swapRegAndNonRegOperand()

MachineInstr * swapRegAndNonRegOperand	(	MachineInstr &	MI,
		MachineOperand &	RegOp,
		MachineOperand &	NonRegOp )

static

Definition at line 2912 of file SIInstrInfo.cpp.

Referenced by llvm::SIInstrInfo::commuteInstructionImpl().

◆ VOP3OpIdxToSrcN()

unsigned VOP3OpIdxToSrcN	(	const MachineInstr &	MI,
		unsigned	OpIdx )

static

Definition at line 6648 of file SIInstrInfo.cpp.

References llvm::enumerate(), I, and MI.

Referenced by llvm::SIInstrInfo::isLegalRegOperand(), and llvm::SIInstrInfo::legalizeOpWithMove().

Variable Documentation

◆ BranchOffsetBits

cl::opt< unsigned > BranchOffsetBits("amdgpu-s-branch-bits", cl::ReallyHidden, cl::init(16), cl::desc("Restrict range of branch instructions (DEBUG)"))	(	"amdgpu-s-branch-bits"	,
		cl::ReallyHidden	,
		cl::init(16)	,
		cl::desc("Restrict range of branch instructions (DEBUG)")	)

static

Referenced by llvm::SIInstrInfo::isBranchOffsetInRange().

◆ Fix16BitCopies

cl::opt< bool > Fix16BitCopies("amdgpu-fix-16-bit-physreg-copies", cl::desc("Fix copies between 32 and 16 bit registers by extending to 32 bit"), cl::init(true), cl::ReallyHidden)	(	"amdgpu-fix-16-bit-physreg-copies"	,
		cl::desc("Fix copies between 32 and 16 bit registers by extending to 32 bit")	,
		cl::init(true)	,
		cl::ReallyHidden	)

static

Referenced by llvm::SIInstrInfo::copyPhysReg().

◆ ModifierOpNames

AMDGPU::OpName ModifierOpNames[]

staticconstexpr

Initial value:

= {
    AMDGPU::OpName::src0_modifiers, AMDGPU::OpName::src1_modifiers,
    AMDGPU::OpName::src2_modifiers, AMDGPU::OpName::clamp,
    AMDGPU::OpName::omod,           AMDGPU::OpName::op_sel}

Definition at line 3821 of file SIInstrInfo.cpp.

Referenced by llvm::SIInstrInfo::hasAnyModifiersSet(), and llvm::SIInstrInfo::removeModOperands().

Classes

Namespaces

Macros

Functions

Variables

Detailed Description

Macro Definition Documentation

◆ DEBUG_TYPE

◆ GENERATE_RENAMED_GFX9_CASES

◆ GET_GFX1250BlockingCyclesTable_DECL

◆ GET_GFX1250BlockingCyclesTable_IMPL

◆ GET_ImageDimIntrinsicTable_IMPL

◆ GET_INSTRINFO_CTOR_DTOR

◆ GET_RsrcIntrinsics_IMPL

Function Documentation

◆ canRemat()

◆ changesVGPRIndexingMode()

◆ compareMachineOp()

◆ copyFlagsToImplicitVCC()

◆ emitLoadScalarOpsFromVGPRLoop()

◆ expandSGPRCopy()

◆ extractRsrcPtr()

◆ findImplicitSGPRRead()

◆ followSubRegDef()

◆ generateWaterFallLoop()

◆ getAVSpillRestoreOpcode()

◆ getAVSpillSaveOpcode()

◆ getIndirectSGPRWriteMovRelPseudo32()

◆ getIndirectSGPRWriteMovRelPseudo64()

◆ getIndirectVGPRWriteMovRelPseudoOpc()

◆ getNewFMAAKInst()

◆ getNewFMAInst()

◆ getNewFMAMKInst()

◆ getNumOperandsNoGlue()

◆ getRegOrUndef()

◆ getSelectConstants()

◆ getSGPRSpillRestoreOpcode()

◆ getSGPRSpillSaveOpcode()

◆ getVGPRSpillRestoreOpcode()

◆ getVGPRSpillSaveOpcode()

◆ getWWMRegSpillRestoreOpcode()

◆ getWWMRegSpillSaveOpcode()

◆ indirectCopyToAGPR()

◆ isLegalPkF32OpSel()

◆ isRegOrFI()

◆ isRenamedInGFX9()

◆ isSCCDeadOnExit()

◆ isStride64()

◆ isSubRegOf()

◆ isVCmp()

◆ memOpsHaveSameBaseOperands()

◆ memOpsHaveSameBasePtr()

◆ nodesHaveSameOperandValue()

◆ offsetsDoNotOverlap()

◆ preserveCondRegFlags()

◆ reportIllegalCopy()

◆ setsSCCIfResultIsZero()

◆ shouldReadExec()

◆ splitGlobalAddressRelocFlags()

◆ subtargetEncodingFamily()

◆ swapImmOperands()

◆ swapRegAndNonRegOperand()

◆ VOP3OpIdxToSrcN()

Variable Documentation

◆ BranchOffsetBits

◆ Fix16BitCopies

◆ ModifierOpNames