LLVM 24.0.0git
BasicTTIImpl.h
Go to the documentation of this file.
1//===- BasicTTIImpl.h -------------------------------------------*- C++ -*-===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9/// \file
10/// This file provides a helper that implements much of the TTI interface in
11/// terms of the target-independent code generator and TargetLowering
12/// interfaces.
13//
14//===----------------------------------------------------------------------===//
15
16#ifndef LLVM_CODEGEN_BASICTTIIMPL_H
17#define LLVM_CODEGEN_BASICTTIIMPL_H
18
19#include "llvm/ADT/APInt.h"
20#include "llvm/ADT/BitVector.h"
21#include "llvm/ADT/STLExtras.h"
35#include "llvm/IR/BasicBlock.h"
36#include "llvm/IR/Constant.h"
37#include "llvm/IR/Constants.h"
38#include "llvm/IR/DataLayout.h"
40#include "llvm/IR/InstrTypes.h"
41#include "llvm/IR/Instruction.h"
43#include "llvm/IR/Intrinsics.h"
44#include "llvm/IR/Operator.h"
45#include "llvm/IR/Type.h"
46#include "llvm/IR/Value.h"
55#include <algorithm>
56#include <cassert>
57#include <cstdint>
58#include <limits>
59#include <optional>
60#include <utility>
61
62namespace llvm {
63
64class Function;
65class GlobalValue;
66class LLVMContext;
67class ScalarEvolution;
68class SCEV;
69class TargetMachine;
70
72
73/// Base class which can be used to help build a TTI implementation.
74///
75/// This class provides as much implementation of the TTI interface as is
76/// possible using the target independent parts of the code generator.
77///
78/// In order to subclass it, your class must implement a getST() method to
79/// return the subtarget, and a getTLI() method to return the target lowering.
80/// We need these methods implemented in the derived class so that this class
81/// doesn't have to duplicate storage for them.
82template <typename T>
84private:
86 using TTI = TargetTransformInfo;
87
88 /// Helper function to access this as a T.
89 const T *thisT() const { return static_cast<const T *>(this); }
90
91 /// Estimate a cost of Broadcast as an extract and sequence of insert
92 /// operations.
94 getBroadcastShuffleOverhead(FixedVectorType *VTy,
97 // Broadcast cost is equal to the cost of extracting the zero'th element
98 // plus the cost of inserting it into every element of the result vector.
99 Cost += thisT()->getVectorInstrCost(Instruction::ExtractElement, VTy,
100 CostKind, 0, nullptr, nullptr);
101
102 for (int i = 0, e = VTy->getNumElements(); i < e; ++i) {
103 Cost += thisT()->getVectorInstrCost(Instruction::InsertElement, VTy,
104 CostKind, i, nullptr, nullptr);
105 }
106 return Cost;
107 }
108
109 /// Estimate a cost of shuffle as a sequence of extract and insert
110 /// operations.
112 getPermuteShuffleOverhead(FixedVectorType *VTy,
115 // Shuffle cost is equal to the cost of extracting element from its argument
116 // plus the cost of inserting them onto the result vector.
117
118 // e.g. <4 x float> has a mask of <0,5,2,7> i.e we need to extract from
119 // index 0 of first vector, index 1 of second vector,index 2 of first
120 // vector and finally index 3 of second vector and insert them at index
121 // <0,1,2,3> of result vector.
122 for (int i = 0, e = VTy->getNumElements(); i < e; ++i) {
123 Cost += thisT()->getVectorInstrCost(Instruction::InsertElement, VTy,
124 CostKind, i, nullptr, nullptr);
125 Cost += thisT()->getVectorInstrCost(Instruction::ExtractElement, VTy,
126 CostKind, i, nullptr, nullptr);
127 }
128 return Cost;
129 }
130
131 /// Estimate a cost of subvector extraction as a sequence of extract and
132 /// insert operations.
133 InstructionCost getExtractSubvectorOverhead(VectorType *VTy,
135 int Index,
136 FixedVectorType *SubVTy) const {
137 assert(VTy && SubVTy &&
138 "Can only extract subvectors from vectors");
139 int NumSubElts = SubVTy->getNumElements();
141 (Index + NumSubElts) <=
142 (int)cast<FixedVectorType>(VTy)->getNumElements()) &&
143 "SK_ExtractSubvector index out of range");
144
146 // Subvector extraction cost is equal to the cost of extracting element from
147 // the source type plus the cost of inserting them into the result vector
148 // type.
149 for (int i = 0; i != NumSubElts; ++i) {
150 Cost +=
151 thisT()->getVectorInstrCost(Instruction::ExtractElement, VTy,
152 CostKind, i + Index, nullptr, nullptr);
153 Cost += thisT()->getVectorInstrCost(Instruction::InsertElement, SubVTy,
154 CostKind, i, nullptr, nullptr);
155 }
156 return Cost;
157 }
158
159 /// Estimate a cost of subvector insertion as a sequence of extract and
160 /// insert operations.
161 InstructionCost getInsertSubvectorOverhead(VectorType *VTy,
163 int Index,
164 FixedVectorType *SubVTy) const {
165 assert(VTy && SubVTy &&
166 "Can only insert subvectors into vectors");
167 int NumSubElts = SubVTy->getNumElements();
169 (Index + NumSubElts) <=
170 (int)cast<FixedVectorType>(VTy)->getNumElements()) &&
171 "SK_InsertSubvector index out of range");
172
174 // Subvector insertion cost is equal to the cost of extracting element from
175 // the source type plus the cost of inserting them into the result vector
176 // type.
177 for (int i = 0; i != NumSubElts; ++i) {
178 Cost += thisT()->getVectorInstrCost(Instruction::ExtractElement, SubVTy,
179 CostKind, i, nullptr, nullptr);
180 Cost +=
181 thisT()->getVectorInstrCost(Instruction::InsertElement, VTy, CostKind,
182 i + Index, nullptr, nullptr);
183 }
184 return Cost;
185 }
186
187 /// Local query method delegates up to T which *must* implement this!
188 const TargetSubtargetInfo *getST() const {
189 return static_cast<const T *>(this)->getST();
190 }
191
192 /// Local query method delegates up to T which *must* implement this!
193 const TargetLoweringBase *getTLI() const {
194 return static_cast<const T *>(this)->getTLI();
195 }
196
197 static ISD::MemIndexedMode getISDIndexedMode(TTI::MemIndexedMode M) {
198 switch (M) {
200 return ISD::UNINDEXED;
201 case TTI::MIM_PreInc:
202 return ISD::PRE_INC;
203 case TTI::MIM_PreDec:
204 return ISD::PRE_DEC;
205 case TTI::MIM_PostInc:
206 return ISD::POST_INC;
207 case TTI::MIM_PostDec:
208 return ISD::POST_DEC;
209 }
210 llvm_unreachable("Unexpected MemIndexedMode");
211 }
212
213 InstructionCost getCommonMaskedMemoryOpCost(unsigned Opcode, Type *DataTy,
214 Align Alignment,
215 bool VariableMask,
216 bool IsGatherScatter,
218 unsigned AddressSpace = 0) const {
219 // We cannot scalarize scalable vectors, so return Invalid.
220 if (isa<ScalableVectorType>(DataTy))
222
223 auto *VT = cast<FixedVectorType>(DataTy);
224 unsigned VF = VT->getNumElements();
225
226 // Assume the target does not have support for gather/scatter operations
227 // and provide a rough estimate.
228 //
229 // First, compute the cost of the individual memory operations.
230 InstructionCost AddrExtractCost =
231 IsGatherScatter ? getScalarizationOverhead(
233 PointerType::get(VT->getContext(), 0), VF),
234 /*Insert=*/false, /*Extract=*/true, CostKind)
235 : 0;
236
237 // The cost of the scalar loads/stores.
238 InstructionCost MemoryOpCost =
239 VF * thisT()->getMemoryOpCost(Opcode, VT->getElementType(), Alignment,
241
242 // Next, compute the cost of packing the result in a vector.
243 InstructionCost PackingCost =
244 getScalarizationOverhead(VT, Opcode != Instruction::Store,
245 Opcode == Instruction::Store, CostKind);
246
247 InstructionCost ConditionalCost = 0;
248 if (VariableMask) {
249 // Compute the cost of conditionally executing the memory operations with
250 // variable masks. This includes extracting the individual conditions, a
251 // branches and PHIs to combine the results.
252 // NOTE: Estimating the cost of conditionally executing the memory
253 // operations accurately is quite difficult and the current solution
254 // provides a very rough estimate only.
255 ConditionalCost =
258 /*Insert=*/false, /*Extract=*/true, CostKind) +
259 VF * (thisT()->getCFInstrCost(Instruction::CondBr, CostKind) +
260 thisT()->getCFInstrCost(Instruction::PHI, CostKind));
261 }
262
263 return AddrExtractCost + MemoryOpCost + PackingCost + ConditionalCost;
264 }
265
266 /// Checks if the provided mask \p is a splat mask, i.e. it contains only -1
267 /// or same non -1 index value and this index value contained at least twice.
268 /// So, mask <0, -1,-1, -1> is not considered splat (it is just identity),
269 /// same for <-1, 0, -1, -1> (just a slide), while <2, -1, 2, -1> is a splat
270 /// with \p Index=2.
271 static bool isSplatMask(ArrayRef<int> Mask, unsigned NumSrcElts, int &Index) {
272 // Check that the broadcast index meets at least twice.
273 bool IsCompared = false;
274 if (int SplatIdx = PoisonMaskElem;
275 all_of(enumerate(Mask), [&](const auto &P) {
276 if (P.value() == PoisonMaskElem)
277 return P.index() != Mask.size() - 1 || IsCompared;
278 if (static_cast<unsigned>(P.value()) >= NumSrcElts * 2)
279 return false;
280 if (SplatIdx == PoisonMaskElem) {
281 SplatIdx = P.value();
282 return P.index() != Mask.size() - 1;
283 }
284 IsCompared = true;
285 return SplatIdx == P.value();
286 })) {
287 Index = SplatIdx;
288 return true;
289 }
290 return false;
291 }
292
293 /// Several intrinsics that return structs (including llvm.sincos[pi] and
294 /// llvm.modf) can be lowered to a vector library call (for certain VFs). The
295 /// vector library functions correspond to the scalar calls (e.g. sincos or
296 /// modf), which unlike the intrinsic return values via output pointers. This
297 /// helper checks if a vector call exists for the given intrinsic, and returns
298 /// the cost, which includes the cost of the mask (if required), and the loads
299 /// for values returned via output pointers. \p LC is the scalar libcall and
300 /// \p CallRetElementIndex (optional) is the struct element which is mapped to
301 /// the call return value. If std::nullopt is returned, then no vector library
302 /// call is available, so the intrinsic should be assigned the default cost
303 /// (e.g. scalarization).
304 std::optional<InstructionCost> getMultipleResultIntrinsicVectorLibCallCost(
306 std::optional<unsigned> CallRetElementIndex = {}) const {
307 Type *RetTy = ICA.getReturnType();
308 // Vector variants of the intrinsic can be mapped to a vector library call.
309 if (!isa<StructType>(RetTy) ||
311 return std::nullopt;
312
313 Type *Ty = getContainedTypes(RetTy).front();
314 EVT VT = getTLI()->getValueType(DL, Ty);
315
316 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
317
318 switch (ICA.getID()) {
319 case Intrinsic::modf:
320 LC = RTLIB::getMODF(VT);
321 break;
322 case Intrinsic::sincospi:
323 LC = RTLIB::getSINCOSPI(VT);
324 break;
325 case Intrinsic::sincos:
326 LC = RTLIB::getSINCOS(VT);
327 break;
328 default:
329 return std::nullopt;
330 }
331
332 // Find associated libcall.
333 RTLIB::LibcallImpl LibcallImpl = getTLI()->getLibcallImpl(LC);
334 if (LibcallImpl == RTLIB::Unsupported)
335 return std::nullopt;
336
337 LLVMContext &Ctx = RetTy->getContext();
338
339 // Cost the call + mask.
340 auto Cost =
341 thisT()->getCallInstrCost(nullptr, RetTy, ICA.getArgTypes(), CostKind);
342
345 auto VecTy = VectorType::get(IntegerType::getInt1Ty(Ctx), VF);
346 Cost += thisT()->getShuffleCost(TargetTransformInfo::SK_Broadcast, VecTy,
347 VecTy, CostKind, {}, 0, nullptr, {});
348 }
349
350 // Lowering to a library call (with output pointers) may require us to emit
351 // reloads for the results.
352 for (auto [Idx, VectorTy] : enumerate(getContainedTypes(RetTy))) {
353 if (Idx == CallRetElementIndex)
354 continue;
355 Cost += thisT()->getMemoryOpCost(
356 Instruction::Load, VectorTy,
357 thisT()->getDataLayout().getABITypeAlign(VectorTy), 0, CostKind);
358 }
359 return Cost;
360 }
361
362 /// Filter out constant and duplicated entries in \p Ops and return a vector
363 /// containing the types from \p Tys corresponding to the remaining operands.
365 filterConstantAndDuplicatedOperands(ArrayRef<const Value *> Ops,
366 ArrayRef<Type *> Tys) {
367 SmallPtrSet<const Value *, 4> UniqueOperands;
368 SmallVector<Type *, 4> FilteredTys;
369 for (const auto &[Op, Ty] : zip_equal(Ops, Tys)) {
370 if (isa<Constant>(Op) || !UniqueOperands.insert(Op).second)
371 continue;
372 FilteredTys.push_back(Ty);
373 }
374 return FilteredTys;
375 }
376
377protected:
378 explicit BasicTTIImplBase(const TargetMachine *TM, const DataLayout &DL)
379 : BaseT(DL) {}
380 ~BasicTTIImplBase() override = default;
381
384
385public:
386 /// \name Scalar TTI Implementations
387 /// @{
389 unsigned AddressSpace, Align Alignment,
390 unsigned *Fast) const override {
391 EVT E = EVT::getIntegerVT(Context, BitWidth);
392 return getTLI()->allowsMisalignedMemoryAccesses(
394 }
395
396 bool areInlineCompatible(const Function *Caller,
397 const Function *Callee) const override {
398 const TargetMachine &TM = getTLI()->getTargetMachine();
399
400 const TargetSubtargetInfo *CallerSTI = TM.getSubtargetImpl(*Caller);
401 const TargetSubtargetInfo *CalleeSTI = TM.getSubtargetImpl(*Callee);
402 FeatureBitset InlineIgnoreFeatures = CallerSTI->getInlineIgnoreFeatures();
403 FeatureBitset InlineInverseFeatures = CallerSTI->getInlineInverseFeatures();
404 FeatureBitset InlineMustMatchFeatures =
405 CallerSTI->getInlineMustMatchFeatures();
406
407 FeatureBitset CallerBits =
408 (CallerSTI->getFeatureBits() ^ InlineInverseFeatures) &
409 ~InlineIgnoreFeatures;
410 FeatureBitset CalleeBits =
411 (CalleeSTI->getFeatureBits() ^ InlineInverseFeatures) &
412 ~InlineIgnoreFeatures;
413
414 if ((CallerBits & InlineMustMatchFeatures) !=
415 (CalleeBits & InlineMustMatchFeatures))
416 return false;
417
418 // Inline a callee if its target-features are a subset of the callers
419 // target-features.
420 return (CallerBits & CalleeBits) == CalleeBits;
421 }
422
423 bool hasBranchDivergence(const Function *F = nullptr) const override {
424 return false;
425 }
426
427 bool isValidAddrSpaceCast(unsigned FromAS, unsigned ToAS) const override {
428 return false;
429 }
430
431 bool addrspacesMayAlias(unsigned AS0, unsigned AS1) const override {
432 return true;
433 }
434
435 unsigned getFlatAddressSpace() const override {
436 // Return an invalid address space.
437 return -1;
438 }
439
441 Intrinsic::ID IID) const override {
442 return false;
443 }
444
445 bool isNoopAddrSpaceCast(unsigned FromAS, unsigned ToAS) const override {
446 return getTLI()->getTargetMachine().isNoopAddrSpaceCast(FromAS, ToAS);
447 }
448
449 unsigned getAssumedAddrSpace(const Value *V) const override {
450 return getTLI()->getTargetMachine().getAssumedAddrSpace(V);
451 }
452
453 bool isSingleThreaded() const override {
454 return getTLI()->getTargetMachine().Options.ThreadModel ==
456 }
457
458 std::pair<const Value *, unsigned>
459 getPredicatedAddrSpace(const Value *V) const override {
460 return getTLI()->getTargetMachine().getPredicatedAddrSpace(V);
461 }
462
464 Value *NewV) const override {
465 return nullptr;
466 }
467
468 bool isLegalAddImmediate(int64_t imm) const override {
469 return getTLI()->isLegalAddImmediate(imm);
470 }
471
472 bool isLegalAddScalableImmediate(int64_t Imm) const override {
473 return getTLI()->isLegalAddScalableImmediate(Imm);
474 }
475
476 bool isLegalICmpImmediate(int64_t imm) const override {
477 return getTLI()->isLegalICmpImmediate(imm);
478 }
479
480 bool isLegalAddressingMode(Type *Ty, GlobalValue *BaseGV, int64_t BaseOffset,
481 bool HasBaseReg, int64_t Scale, unsigned AddrSpace,
482 Instruction *I = nullptr,
483 int64_t ScalableOffset = 0) const override {
485 AM.BaseGV = BaseGV;
486 AM.BaseOffs = BaseOffset;
487 AM.HasBaseReg = HasBaseReg;
488 AM.Scale = Scale;
489 AM.ScalableOffset = ScalableOffset;
490 return getTLI()->isLegalAddressingMode(DL, AM, Ty, AddrSpace, I);
491 }
492
493 int64_t getPreferredLargeGEPBaseOffset(int64_t MinOffset, int64_t MaxOffset) {
494 return getTLI()->getPreferredLargeGEPBaseOffset(MinOffset, MaxOffset);
495 }
496
497 unsigned getStoreMinimumVF(unsigned VF, Type *ScalarMemTy, Type *ScalarValTy,
498 Align Alignment,
499 unsigned AddrSpace) const override {
500 auto &&IsSupportedByTarget = [this, ScalarMemTy, ScalarValTy, Alignment,
501 AddrSpace](unsigned VF) {
502 auto *SrcTy = FixedVectorType::get(ScalarMemTy, VF / 2);
503 EVT VT = getTLI()->getValueType(DL, SrcTy);
504 if (getTLI()->isOperationLegal(ISD::STORE, VT) ||
505 getTLI()->isOperationCustom(ISD::STORE, VT))
506 return true;
507
508 EVT ValVT =
509 getTLI()->getValueType(DL, FixedVectorType::get(ScalarValTy, VF / 2));
510 EVT LegalizedVT =
511 getTLI()->getTypeToTransformTo(ScalarMemTy->getContext(), VT);
512 return getTLI()->isTruncStoreLegal(LegalizedVT, ValVT, Alignment,
513 AddrSpace);
514 };
515 while (VF > 2 && IsSupportedByTarget(VF))
516 VF /= 2;
517 return VF;
518 }
519
520 bool isIndexedLoadLegal(TTI::MemIndexedMode M, Type *Ty) const override {
521 EVT VT = getTLI()->getValueType(DL, Ty, /*AllowUnknown=*/true);
522 return getTLI()->isIndexedLoadLegal(getISDIndexedMode(M), VT);
523 }
524
525 bool isIndexedStoreLegal(TTI::MemIndexedMode M, Type *Ty) const override {
526 EVT VT = getTLI()->getValueType(DL, Ty, /*AllowUnknown=*/true);
527 return getTLI()->isIndexedStoreLegal(getISDIndexedMode(M), VT);
528 }
529
531 const TTI::LSRCost &C2) const override {
533 }
534
538
542
546
548 StackOffset BaseOffset, bool HasBaseReg,
549 int64_t Scale,
550 unsigned AddrSpace) const override {
552 AM.BaseGV = BaseGV;
553 AM.BaseOffs = BaseOffset.getFixed();
554 AM.HasBaseReg = HasBaseReg;
555 AM.Scale = Scale;
556 AM.ScalableOffset = BaseOffset.getScalable();
557 if (getTLI()->isLegalAddressingMode(DL, AM, Ty, AddrSpace))
558 return 0;
560 }
561
562 bool isTruncateFree(Type *Ty1, Type *Ty2) const override {
563 return getTLI()->isTruncateFree(Ty1, Ty2);
564 }
565
566 bool isProfitableToHoist(Instruction *I) const override {
567 return getTLI()->isProfitableToHoist(I);
568 }
569
570 bool useAA() const override { return getST()->useAA(); }
571
572 bool isTypeLegal(Type *Ty) const override {
573 EVT VT = getTLI()->getValueType(DL, Ty, /*AllowUnknown=*/true);
574 return getTLI()->isTypeLegal(VT);
575 }
576
577 unsigned getRegUsageForType(Type *Ty) const override {
578 EVT ETy = getTLI()->getValueType(DL, Ty);
579 return getTLI()->getNumRegisters(Ty->getContext(), ETy);
580 }
581
582 InstructionCost getGEPCost(Type *PointeeType, const Value *Ptr,
585 Type *AccessType) const override {
586 return BaseT::getGEPCost(PointeeType, Ptr, Operands, CostKind, AccessType);
587 }
588
590 const SwitchInst &SI, unsigned &JumpTableSize, ProfileSummaryInfo *PSI,
591 BlockFrequencyInfo *BFI) const override {
592 /// Try to find the estimated number of clusters. Note that the number of
593 /// clusters identified in this function could be different from the actual
594 /// numbers found in lowering. This function ignore switches that are
595 /// lowered with a mix of jump table / bit test / BTree. This function was
596 /// initially intended to be used when estimating the cost of switch in
597 /// inline cost heuristic, but it's a generic cost model to be used in other
598 /// places (e.g., in loop unrolling).
599 unsigned N = SI.getNumCases();
600 const TargetLoweringBase *TLI = getTLI();
601 const DataLayout &DL = this->getDataLayout();
602
603 JumpTableSize = 0;
604 bool IsJTAllowed = TLI->areJTsAllowed(SI.getParent()->getParent());
605
606 // Early exit if both a jump table and bit test are not allowed.
607 if (N < 1 || (!IsJTAllowed && DL.getIndexSizeInBits(0u) < N))
608 return N;
609
610 APInt MaxCaseVal = SI.case_begin()->getCaseValue()->getValue();
611 APInt MinCaseVal = MaxCaseVal;
612 for (auto CI : SI.cases()) {
613 const APInt &CaseVal = CI.getCaseValue()->getValue();
614 if (CaseVal.sgt(MaxCaseVal))
615 MaxCaseVal = CaseVal;
616 if (CaseVal.slt(MinCaseVal))
617 MinCaseVal = CaseVal;
618 }
619
620 // Check if suitable for a bit test
621 if (N <= DL.getIndexSizeInBits(0u)) {
623 for (auto I : SI.cases()) {
624 const BasicBlock *BB = I.getCaseSuccessor();
625 ++DestMap[BB];
626 }
627
628 if (TLI->isSuitableForBitTests(DestMap, MinCaseVal, MaxCaseVal, DL))
629 return 1;
630 }
631
632 // Check if suitable for a jump table.
633 if (IsJTAllowed) {
634 if (N < 2 || N < TLI->getMinimumJumpTableEntries())
635 return N;
637 (MaxCaseVal - MinCaseVal)
638 .getLimitedValue(std::numeric_limits<uint64_t>::max() - 1) + 1;
639 // Check whether a range of clusters is dense enough for a jump table
640 if (TLI->isSuitableForJumpTable(&SI, N, Range, PSI, BFI)) {
641 JumpTableSize = Range;
642 return 1;
643 }
644 }
645 return N;
646 }
647
648 bool shouldBuildLookupTables() const override {
649 const TargetLoweringBase *TLI = getTLI();
650 return TLI->isOperationLegalOrCustom(ISD::BR_JT, MVT::Other) ||
651 TLI->isOperationLegalOrCustom(ISD::BRIND, MVT::Other);
652 }
653
654 bool shouldBuildRelLookupTables() const override {
655 const TargetMachine &TM = getTLI()->getTargetMachine();
656 // If non-PIC mode, do not generate a relative lookup table.
657 if (!TM.isPositionIndependent())
658 return false;
659
660 /// Relative lookup table entries consist of 32-bit offsets.
661 /// Do not generate relative lookup tables for large code models
662 /// in 64-bit achitectures where 32-bit offsets might not be enough.
663 if (TM.getCodeModel() == CodeModel::Medium ||
665 return false;
666
667 const Triple &TargetTriple = TM.getTargetTriple();
668 if (!TargetTriple.isArch64Bit())
669 return false;
670
671 // Disable relative lookup tables for all AArch64 targets. Even AArch64's
672 // small code model allows a 4GB span of text + data, which might not fit
673 // in the 32-bit offsets relative lookup tables generate.
674 if (TargetTriple.isAArch64())
675 return false;
676
677 return true;
678 }
679
680 bool haveFastSqrt(Type *Ty) const override {
681 const TargetLoweringBase *TLI = getTLI();
682 EVT VT = TLI->getValueType(DL, Ty);
683 return TLI->isTypeLegal(VT) &&
685 }
686
687 bool haveFastClmul(IntegerType *Ty) const override {
688 // FIXME: clmul should really be Promote for any bitwidth under the largest
689 // legal bitwidth for clmul. Using IndexTy instead of Ty is a hack to get
690 // around that shortcoming.
691 const DataLayout &DL = thisT()->DL;
692 IntegerType *IndexTy =
693 DL.getIndexType(Ty->getContext(), DL.getAllocaAddrSpace());
694 if (Ty->getBitWidth() > IndexTy->getBitWidth())
695 return false;
696
697 const TargetLoweringBase *TLI = getTLI();
698 EVT VT = TLI->getValueType(DL, IndexTy);
699 return TLI->isOperationLegalOrCustom(ISD::CLMUL, VT);
700 }
701
702 bool isFCmpOrdCheaperThanFCmpZero(Type *Ty) const override { return true; }
703
704 InstructionCost getFPOpCost(Type *Ty) const override {
705 // Check whether FADD is available, as a proxy for floating-point in
706 // general.
707 const TargetLoweringBase *TLI = getTLI();
708 EVT VT = TLI->getValueType(DL, Ty);
712 }
713
715 const Function &Fn) const override {
716 switch (Inst.getOpcode()) {
717 default:
718 break;
719 case Instruction::SDiv:
720 case Instruction::SRem:
721 case Instruction::UDiv:
722 case Instruction::URem: {
723 if (!isa<ConstantInt>(Inst.getOperand(1)))
724 return false;
725 EVT VT = getTLI()->getValueType(DL, Inst.getType());
726 return !getTLI()->isIntDivCheap(VT, Fn.getAttributes());
727 }
728 };
729
730 return false;
731 }
732
733 unsigned getInliningThresholdMultiplier() const override { return 1; }
734 unsigned adjustInliningThreshold(const CallBase *CB) const override {
735 return 0;
736 }
737 unsigned getCallerAllocaCost(const CallBase *CB,
738 const AllocaInst *AI) const override {
739 return 0;
740 }
741
742 int getInlinerVectorBonusPercent() const override { return 150; }
743
746 OptimizationRemarkEmitter *ORE) const override {
747 // This unrolling functionality is target independent, but to provide some
748 // motivation for its intended use, for x86:
749
750 // According to the Intel 64 and IA-32 Architectures Optimization Reference
751 // Manual, Intel Core models and later have a loop stream detector (and
752 // associated uop queue) that can benefit from partial unrolling.
753 // The relevant requirements are:
754 // - The loop must have no more than 4 (8 for Nehalem and later) branches
755 // taken, and none of them may be calls.
756 // - The loop can have no more than 18 (28 for Nehalem and later) uops.
757
758 // According to the Software Optimization Guide for AMD Family 15h
759 // Processors, models 30h-4fh (Steamroller and later) have a loop predictor
760 // and loop buffer which can benefit from partial unrolling.
761 // The relevant requirements are:
762 // - The loop must have fewer than 16 branches
763 // - The loop must have less than 40 uops in all executed loop branches
764
765 // The number of taken branches in a loop is hard to estimate here, and
766 // benchmarking has revealed that it is better not to be conservative when
767 // estimating the branch count. As a result, we'll ignore the branch limits
768 // until someone finds a case where it matters in practice.
769
770 unsigned MaxOps;
771 const TargetSubtargetInfo *ST = getST();
772 if (PartialUnrollingThreshold.getNumOccurrences() > 0)
774 else if (ST->getSchedModel().LoopMicroOpBufferSize > 0)
775 MaxOps = ST->getSchedModel().LoopMicroOpBufferSize;
776 else
777 return;
778
779 // Scan the loop: don't unroll loops with calls.
780 for (BasicBlock *BB : L->blocks()) {
781 for (Instruction &I : *BB) {
782 if (isa<CallInst>(I) || isa<InvokeInst>(I)) {
783 if (const Function *F = cast<CallBase>(I).getCalledFunction()) {
784 if (!thisT()->isLoweredToCall(F))
785 continue;
786 }
787
788 if (ORE) {
789 ORE->emit([&]() {
790 return OptimizationRemark("TTI", "DontUnroll", L->getStartLoc(),
791 L->getHeader())
792 << "advising against unrolling the loop because it "
793 "contains a "
794 << ore::NV("Call", &I);
795 });
796 }
797 return;
798 }
799 }
800 }
801
802 // Enable runtime and partial unrolling up to the specified size.
803 // Enable using trip count upper bound to unroll loops.
804 UP.Partial = UP.Runtime = UP.UpperBound = true;
805 UP.PartialThreshold = MaxOps;
806
807 // Avoid unrolling when optimizing for size.
808 UP.OptSizeThreshold = 0;
810
811 // Set number of instructions optimized when "back edge"
812 // becomes "fall through" to default value of 2.
813 UP.BEInsns = 2;
814 }
815
817 TTI::PeelingPreferences &PP) const override {
818 PP.PeelCount = 0;
819 PP.AllowPeeling = true;
820 PP.AllowLoopNestsPeeling = false;
821 PP.PeelProfiledIterations = true;
822 }
823
826 HardwareLoopInfo &HWLoopInfo) const override {
827 return BaseT::isHardwareLoopProfitable(L, SE, AC, LibInfo, HWLoopInfo);
828 }
829
830 unsigned getEpilogueVectorizationMinVF() const override {
832 }
833
837
841
842 std::optional<Instruction *>
845 }
846
847 std::optional<Value *>
849 APInt DemandedMask, KnownBits &Known,
850 bool &KnownBitsComputed) const override {
851 return BaseT::simplifyDemandedUseBitsIntrinsic(IC, II, DemandedMask, Known,
852 KnownBitsComputed);
853 }
854
856 InstCombiner &IC, IntrinsicInst &II, APInt DemandedElts, APInt &UndefElts,
857 APInt &UndefElts2, APInt &UndefElts3,
858 std::function<void(Instruction *, unsigned, APInt, APInt &)>
859 SimplifyAndSetOp) const override {
861 IC, II, DemandedElts, UndefElts, UndefElts2, UndefElts3,
862 SimplifyAndSetOp);
863 }
864
866 return getST()->getMispredictionPenalty();
867 }
868
869 std::optional<unsigned>
871 return std::optional<unsigned>(
872 getST()->getCacheSize(static_cast<unsigned>(Level)));
873 }
874
875 std::optional<unsigned>
877 std::optional<unsigned> TargetResult =
878 getST()->getCacheAssociativity(static_cast<unsigned>(Level));
879
880 if (TargetResult)
881 return TargetResult;
882
883 return BaseT::getCacheAssociativity(Level);
884 }
885
886 unsigned getCacheLineSize() const override {
887 return getST()->getCacheLineSize();
888 }
889
890 unsigned getPrefetchDistance() const override {
891 return getST()->getPrefetchDistance();
892 }
893
894 unsigned getMinPrefetchStride(unsigned NumMemAccesses,
895 unsigned NumStridedMemAccesses,
896 unsigned NumPrefetches,
897 bool HasCall) const override {
898 return getST()->getMinPrefetchStride(NumMemAccesses, NumStridedMemAccesses,
899 NumPrefetches, HasCall);
900 }
901
902 unsigned getMaxPrefetchIterationsAhead() const override {
903 return getST()->getMaxPrefetchIterationsAhead();
904 }
905
906 bool enableWritePrefetching() const override {
907 return getST()->enableWritePrefetching();
908 }
909
910 bool shouldPrefetchAddressSpace(unsigned AS) const override {
911 return getST()->shouldPrefetchAddressSpace(AS);
912 }
913
914 /// @}
915
916 /// \name Vector TTI Implementations
917 /// @{
918
923
924 std::optional<unsigned> getVScaleForTuning() const override {
925 return std::nullopt;
926 }
927
928 /// Estimate the overhead of scalarizing an instruction. Insert and Extract
929 /// are set if the demanded result elements need to be inserted and/or
930 /// extracted from vectors.
932 getScalarizationOverhead(VectorType *InTy, const APInt &DemandedElts,
933 bool Insert, bool Extract,
935 bool ForPoisonSrc = true, ArrayRef<Value *> VL = {},
937 TTI::VectorInstrContext::None) const override {
938 /// FIXME: a bitfield is not a reasonable abstraction for talking about
939 /// which elements are needed from a scalable vector
940 if (isa<ScalableVectorType>(InTy))
942 auto *Ty = cast<FixedVectorType>(InTy);
943
944 assert(DemandedElts.getBitWidth() == Ty->getNumElements() &&
945 (VL.empty() || VL.size() == Ty->getNumElements()) &&
946 "Vector size mismatch");
947
949
950 for (int i = 0, e = Ty->getNumElements(); i < e; ++i) {
951 if (!DemandedElts[i])
952 continue;
953 if (Insert) {
954 Value *InsertedVal = VL.empty() ? nullptr : VL[i];
955 Cost +=
956 thisT()->getVectorInstrCost(Instruction::InsertElement, Ty,
957 CostKind, i, nullptr, InsertedVal, VIC);
958 }
959 if (Extract)
960 Cost += thisT()->getVectorInstrCost(Instruction::ExtractElement, Ty,
961 CostKind, i, nullptr, nullptr, VIC);
962 }
963
964 return Cost;
965 }
966
967 bool
969 unsigned ScalarOpdIdx) const override {
970 return false;
971 }
972
974 int OpdIdx) const override {
975 return OpdIdx == -1;
976 }
977
978 bool
980 int RetIdx) const override {
981 return RetIdx == 0;
982 }
983
984 /// Helper wrapper for the DemandedElts variant of getScalarizationOverhead.
986 VectorType *InTy, bool Insert, bool Extract, TTI::TargetCostKind CostKind,
987 bool ForPoisonSrc = true, ArrayRef<Value *> VL = {},
989 if (isa<ScalableVectorType>(InTy))
991 auto *Ty = cast<FixedVectorType>(InTy);
992
993 APInt DemandedElts = APInt::getAllOnes(Ty->getNumElements());
994 // Use CRTP to allow target overrides
995 return thisT()->getScalarizationOverhead(Ty, DemandedElts, Insert, Extract,
996 CostKind, ForPoisonSrc, VL, VIC);
997 }
998
999 /// Estimate the overhead of scalarizing an instruction's
1000 /// operands. The (potentially vector) types to use for each of
1001 /// argument are passes via Tys.
1005 TTI::VectorInstrContext::None) const override {
1007 for (Type *Ty : Tys) {
1008 // Disregard things like metadata arguments.
1009 if (!Ty->isIntOrIntVectorTy() && !Ty->isFPOrFPVectorTy() &&
1010 !Ty->isPtrOrPtrVectorTy())
1011 continue;
1012
1013 if (auto *VecTy = dyn_cast<VectorType>(Ty))
1014 Cost += getScalarizationOverhead(VecTy, /*Insert*/ false,
1015 /*Extract*/ true, CostKind,
1016 /*ForPoisonSrc=*/true, {}, VIC);
1017 }
1018
1019 return Cost;
1020 }
1021
1022 /// Estimate the overhead of scalarizing the inputs and outputs of an
1023 /// instruction, with return type RetTy and arguments Args of type Tys. If
1024 /// Args are unknown (empty), then the cost associated with one argument is
1025 /// added as a heuristic.
1028 ArrayRef<Type *> Tys,
1031 RetTy, /*Insert*/ true, /*Extract*/ false, CostKind);
1032 if (!Args.empty())
1034 filterConstantAndDuplicatedOperands(Args, Tys), CostKind);
1035 else
1036 // When no information on arguments is provided, we add the cost
1037 // associated with one argument as a heuristic.
1038 Cost += getScalarizationOverhead(RetTy, /*Insert*/ false,
1039 /*Extract*/ true, CostKind);
1040
1041 return Cost;
1042 }
1043
1044 /// Estimate the cost of type-legalization and the legalized type.
1045 std::pair<InstructionCost, MVT> getTypeLegalizationCost(Type *Ty) const {
1046 auto [It, Inserted] = TypeLegalizationCostCache.try_emplace(Ty);
1047 if (Inserted)
1048 It->second = computeTypeLegalizationCost(Ty);
1049 return It->second;
1050 }
1051
1052private:
1053 std::pair<InstructionCost, MVT> computeTypeLegalizationCost(Type *Ty) const {
1054 LLVMContext &C = Ty->getContext();
1055 EVT MTy = getTLI()->getValueType(DL, Ty);
1056
1058 // We keep legalizing the type until we find a legal kind. We assume that
1059 // the only operation that costs anything is the split. After splitting
1060 // we need to handle two types.
1061 while (true) {
1063
1065 // Ensure we return a sensible simple VT here, since many callers of
1066 // this function require it.
1067 MVT VT = MTy.isSimple() ? MTy.getSimpleVT() : MVT::i64;
1068 return std::make_pair(InstructionCost::getInvalid(), VT);
1069 }
1070
1071 if (LK.first == TargetLoweringBase::TypeLegal)
1072 return std::make_pair(Cost, MTy.getSimpleVT());
1073
1074 if (LK.first == TargetLoweringBase::TypeSplitVector ||
1076 Cost *= 2;
1077
1078 // Do not loop with f128 type.
1079 if (MTy == LK.second)
1080 return std::make_pair(Cost, MTy.getSimpleVT());
1081
1082 // Keep legalizing the type.
1083 MTy = LK.second;
1084 }
1085 }
1086
1087 /// Memoizes type legalization cost. The mapping does not depend on the IR, so
1088 /// entries stay valid for the lifetime of this object.
1089 mutable DenseMap<Type *, std::pair<InstructionCost, MVT>>
1090 TypeLegalizationCostCache;
1091
1092public:
1094 bool HasUnorderedReductions) const override {
1095 return 1;
1096 }
1097
1099 unsigned Opcode, Type *Ty, TTI::TargetCostKind CostKind,
1102 ArrayRef<const Value *> Args = {},
1103 const Instruction *CxtI = nullptr) const override {
1104 // Check if any of the operands are vector operands.
1105 const TargetLoweringBase *TLI = getTLI();
1106 int ISD = TLI->InstructionOpcodeToISD(Opcode);
1107 assert(ISD && "Invalid opcode");
1108
1109 // TODO: Handle more cost kinds.
1111 return BaseT::getArithmeticInstrCost(Opcode, Ty, CostKind,
1112 Opd1Info, Opd2Info,
1113 Args, CxtI);
1114
1115 std::pair<InstructionCost, MVT> LT = getTypeLegalizationCost(Ty);
1116
1117 bool IsFloat = Ty->isFPOrFPVectorTy();
1118 // Assume that floating point arithmetic operations cost twice as much as
1119 // integer operations.
1120 InstructionCost OpCost = (IsFloat ? 2 : 1);
1121
1122 if (TLI->isOperationLegalOrPromote(ISD, LT.second)) {
1123 // The operation is legal. Assume it costs 1.
1124 // TODO: Once we have extract/insert subvector cost we need to use them.
1125 return LT.first * OpCost;
1126 }
1127
1128 if (!TLI->isOperationExpand(ISD, LT.second)) {
1129 // If the operation is custom lowered, then assume that the code is twice
1130 // as expensive.
1131 return LT.first * 2 * OpCost;
1132 }
1133
1134 // An 'Expand' of URem and SRem is special because it may default
1135 // to expanding the operation into a sequence of sub-operations
1136 // i.e. X % Y -> X-(X/Y)*Y.
1137 if (ISD == ISD::UREM || ISD == ISD::SREM) {
1138 bool IsSigned = ISD == ISD::SREM;
1139 if (TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIVREM : ISD::UDIVREM,
1140 LT.second) ||
1141 TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIV : ISD::UDIV,
1142 LT.second)) {
1143 unsigned DivOpc = IsSigned ? Instruction::SDiv : Instruction::UDiv;
1144 InstructionCost DivCost = thisT()->getArithmeticInstrCost(
1145 DivOpc, Ty, CostKind, Opd1Info, Opd2Info);
1146 InstructionCost MulCost =
1147 thisT()->getArithmeticInstrCost(Instruction::Mul, Ty, CostKind);
1148 InstructionCost SubCost =
1149 thisT()->getArithmeticInstrCost(Instruction::Sub, Ty, CostKind);
1150 return DivCost + MulCost + SubCost;
1151 }
1152 }
1153
1154 // We cannot scalarize scalable vectors, so return Invalid.
1157
1158 // Else, assume that we need to scalarize this op.
1159 // TODO: If one of the types get legalized by splitting, handle this
1160 // similarly to what getCastInstrCost() does.
1161 if (auto *VTy = dyn_cast<FixedVectorType>(Ty)) {
1162 InstructionCost Cost = thisT()->getArithmeticInstrCost(
1163 Opcode, VTy->getScalarType(), CostKind, Opd1Info, Opd2Info,
1164 Args, CxtI);
1165 // Return the cost of multiple scalar invocation plus the cost of
1166 // inserting and extracting the values.
1167 SmallVector<Type *> Tys(Args.size(), Ty);
1168 return getScalarizationOverhead(VTy, Args, Tys, CostKind) +
1169 VTy->getNumElements() * Cost;
1170 }
1171
1172 // We don't know anything about this scalar instruction.
1173 return OpCost;
1174 }
1175
1177 ArrayRef<int> Mask,
1178 VectorType *SrcTy, int &Index,
1179 VectorType *&SubTy) const {
1180 if (Mask.empty())
1181 return Kind;
1182 int NumDstElts = Mask.size();
1183 int NumSrcElts = SrcTy->getElementCount().getKnownMinValue();
1184 switch (Kind) {
1186 if (ShuffleVectorInst::isReverseMask(Mask, NumSrcElts))
1187 return TTI::SK_Reverse;
1188 if (ShuffleVectorInst::isZeroEltSplatMask(Mask, NumSrcElts))
1189 return TTI::SK_Broadcast;
1190 if (isSplatMask(Mask, NumSrcElts, Index))
1191 return TTI::SK_Broadcast;
1192 if (ShuffleVectorInst::isExtractSubvectorMask(Mask, NumSrcElts, Index) &&
1193 (Index + NumDstElts) <= NumSrcElts) {
1194 SubTy = FixedVectorType::get(SrcTy->getElementType(), NumDstElts);
1196 }
1197 break;
1198 }
1199 case TTI::SK_PermuteTwoSrc: {
1200 if (all_of(Mask, [NumSrcElts](int M) { return M < NumSrcElts; }))
1202 Index, SubTy);
1203 int NumSubElts;
1204 if (NumDstElts > 2 && ShuffleVectorInst::isInsertSubvectorMask(
1205 Mask, NumSrcElts, NumSubElts, Index)) {
1206 if (Index + NumSubElts > NumSrcElts)
1207 return Kind;
1208 SubTy = FixedVectorType::get(SrcTy->getElementType(), NumSubElts);
1210 }
1211 if (ShuffleVectorInst::isSelectMask(Mask, NumSrcElts))
1212 return TTI::SK_Select;
1213 if (ShuffleVectorInst::isTransposeMask(Mask, NumSrcElts))
1214 return TTI::SK_Transpose;
1215 if (ShuffleVectorInst::isSpliceMask(Mask, NumSrcElts, Index))
1216 return TTI::SK_Splice;
1217 break;
1218 }
1219 case TTI::SK_Select:
1220 case TTI::SK_Reverse:
1221 case TTI::SK_Broadcast:
1222 case TTI::SK_Transpose:
1225 case TTI::SK_Splice:
1226 break;
1227 }
1228 return Kind;
1229 }
1230
1234 VectorType *SubTp, ArrayRef<const Value *> Args = {},
1235 const Instruction *CxtI = nullptr) const override {
1236 switch (improveShuffleKindFromMask(Kind, Mask, SrcTy, Index, SubTp)) {
1237 case TTI::SK_Broadcast:
1238 if (auto *FVT = dyn_cast<FixedVectorType>(SrcTy))
1239 return getBroadcastShuffleOverhead(FVT, CostKind);
1241 case TTI::SK_Select:
1242 case TTI::SK_Splice:
1243 case TTI::SK_Reverse:
1244 case TTI::SK_Transpose:
1247 if (auto *FVT = dyn_cast<FixedVectorType>(SrcTy))
1248 return getPermuteShuffleOverhead(FVT, CostKind);
1251 return getExtractSubvectorOverhead(SrcTy, CostKind, Index,
1252 cast<FixedVectorType>(SubTp));
1254 return getInsertSubvectorOverhead(DstTy, CostKind, Index,
1255 cast<FixedVectorType>(SubTp));
1256 }
1257 llvm_unreachable("Unknown TTI::ShuffleKind");
1258 }
1259
1261 getCastInstrCost(unsigned Opcode, Type *Dst, Type *Src,
1263 const Instruction *I = nullptr) const override {
1264 if (BaseT::getCastInstrCost(Opcode, Dst, Src, CCH, CostKind, I) == 0)
1265 return 0;
1266
1267 const TargetLoweringBase *TLI = getTLI();
1268 int ISD = TLI->InstructionOpcodeToISD(Opcode);
1269 assert(ISD && "Invalid opcode");
1270 std::pair<InstructionCost, MVT> SrcLT = getTypeLegalizationCost(Src);
1271 std::pair<InstructionCost, MVT> DstLT = getTypeLegalizationCost(Dst);
1272
1273 TypeSize SrcSize = SrcLT.second.getSizeInBits();
1274 TypeSize DstSize = DstLT.second.getSizeInBits();
1275 bool IntOrPtrSrc = Src->isIntegerTy() || Src->isPointerTy();
1276 bool IntOrPtrDst = Dst->isIntegerTy() || Dst->isPointerTy();
1277
1278 switch (Opcode) {
1279 default:
1280 break;
1281 case Instruction::Trunc:
1282 // Check for NOOP conversions.
1283 if (TLI->isTruncateFree(SrcLT.second, DstLT.second))
1284 return 0;
1285 [[fallthrough]];
1286 case Instruction::BitCast:
1287 // Bitcast between types that are legalized to the same type are free and
1288 // assume int to/from ptr of the same size is also free.
1289 if (SrcLT.first == DstLT.first && IntOrPtrSrc == IntOrPtrDst &&
1290 SrcSize == DstSize)
1291 return 0;
1292 break;
1293 case Instruction::FPExt:
1294 if (I && getTLI()->isExtFree(I))
1295 return 0;
1296 break;
1297 case Instruction::ZExt:
1298 if (TLI->isZExtFree(SrcLT.second, DstLT.second))
1299 return 0;
1300 [[fallthrough]];
1301 case Instruction::SExt:
1302 if (I && getTLI()->isExtFree(I))
1303 return 0;
1304
1305 // If this is a zext/sext of a load, return 0 if the corresponding
1306 // extending load exists on target and the result type is legal.
1307 if (CCH == TTI::CastContextHint::Normal) {
1308 EVT ExtVT = EVT::getEVT(Dst);
1309 EVT LoadVT = EVT::getEVT(Src);
1310 unsigned LType =
1311 Opcode == Instruction::ZExt ? ISD::ZEXTLOAD : ISD::SEXTLOAD;
1312 if (I) {
1313 if (auto *LI = dyn_cast<LoadInst>(I->getOperand(0))) {
1314 if (DstLT.first == SrcLT.first &&
1315 TLI->isLoadLegal(ExtVT, LoadVT, LI->getAlign(),
1316 LI->getPointerAddressSpace(), LType, false))
1317 return 0;
1318 } else if (auto *II = dyn_cast<IntrinsicInst>(I->getOperand(0))) {
1319 switch (II->getIntrinsicID()) {
1320 case Intrinsic::masked_load: {
1321 Type *PtrType = II->getArgOperand(0)->getType();
1322 assert(PtrType->isPointerTy());
1323
1324 if (DstLT.first == SrcLT.first &&
1325 TLI->isLoadLegal(
1326 ExtVT, LoadVT, II->getParamAlign(0).valueOrOne(),
1327 PtrType->getPointerAddressSpace(), LType, false))
1328 return 0;
1329
1330 break;
1331 }
1332 default:
1333 break;
1334 }
1335 }
1336 }
1337 }
1338 break;
1339 case Instruction::AddrSpaceCast:
1340 if (TLI->isFreeAddrSpaceCast(Src->getPointerAddressSpace(),
1341 Dst->getPointerAddressSpace()))
1342 return 0;
1343 break;
1344 }
1345
1346 auto *SrcVTy = dyn_cast<VectorType>(Src);
1347 auto *DstVTy = dyn_cast<VectorType>(Dst);
1348
1349 // If the cast is marked as legal (or promote) then assume low cost.
1350 if (SrcLT.first == DstLT.first &&
1351 TLI->isOperationLegalOrPromote(ISD, DstLT.second))
1352 return SrcLT.first;
1353
1354 // Handle scalar conversions.
1355 if (!SrcVTy && !DstVTy) {
1356 // Just check the op cost. If the operation is legal then assume it costs
1357 // 1.
1358 if (!TLI->isOperationExpand(ISD, DstLT.second))
1359 return 1;
1360
1361 // Assume that illegal scalar instruction are expensive.
1362 return 4;
1363 }
1364
1365 // Check vector-to-vector casts.
1366 if (DstVTy && SrcVTy) {
1367 // If the cast is between same-sized registers, then the check is simple.
1368 if (SrcLT.first == DstLT.first && SrcSize == DstSize) {
1369
1370 // Assume that Zext is done using AND.
1371 if (Opcode == Instruction::ZExt)
1372 return SrcLT.first;
1373
1374 // Assume that sext is done using SHL and SRA.
1375 if (Opcode == Instruction::SExt)
1376 return SrcLT.first * 2;
1377
1378 // Just check the op cost. If the operation is legal then assume it
1379 // costs
1380 // 1 and multiply by the type-legalization overhead.
1381 if (!TLI->isOperationExpand(ISD, DstLT.second))
1382 return SrcLT.first * 1;
1383 }
1384
1385 // If we are legalizing by splitting, query the concrete TTI for the cost
1386 // of casting the original vector twice. We also need to factor in the
1387 // cost of the split itself. Count that as 1, to be consistent with
1388 // getTypeLegalizationCost().
1389 bool SplitSrc =
1390 TLI->getTypeAction(Src->getContext(), TLI->getValueType(DL, Src)) ==
1392 bool SplitDst =
1393 TLI->getTypeAction(Dst->getContext(), TLI->getValueType(DL, Dst)) ==
1395 if ((SplitSrc || SplitDst) && SrcVTy->getElementCount().isKnownEven() &&
1396 DstVTy->getElementCount().isKnownEven()) {
1397 Type *SplitDstTy = VectorType::getHalfElementsVectorType(DstVTy);
1398 Type *SplitSrcTy = VectorType::getHalfElementsVectorType(SrcVTy);
1399 const T *TTI = thisT();
1400 // If both types need to be split then the split is free.
1401 InstructionCost SplitCost =
1402 (!SplitSrc || !SplitDst) ? TTI->getVectorSplitCost() : 0;
1403 return SplitCost +
1404 (2 * TTI->getCastInstrCost(Opcode, SplitDstTy, SplitSrcTy, CCH,
1405 CostKind, I));
1406 }
1407
1408 // Scalarization cost is Invalid, can't assume any num elements.
1409 if (isa<ScalableVectorType>(DstVTy))
1411
1412 // In other cases where the source or destination are illegal, assume
1413 // the operation will get scalarized.
1414 unsigned Num = cast<FixedVectorType>(DstVTy)->getNumElements();
1415 InstructionCost Cost = thisT()->getCastInstrCost(
1416 Opcode, Dst->getScalarType(), Src->getScalarType(), CCH, CostKind, I);
1417
1418 // Return the cost of multiple scalar invocation plus the cost of
1419 // inserting and extracting the values.
1420 return getScalarizationOverhead(DstVTy, /*Insert*/ true, /*Extract*/ true,
1421 CostKind) +
1422 Num * Cost;
1423 }
1424
1425 // We already handled vector-to-vector and scalar-to-scalar conversions.
1426 // This
1427 // is where we handle bitcast between vectors and scalars. We need to assume
1428 // that the conversion is scalarized in one way or another.
1429 if (Opcode == Instruction::BitCast) {
1430 // Illegal bitcasts are done by storing and loading from a stack slot.
1431 return (SrcVTy ? getScalarizationOverhead(SrcVTy, /*Insert*/ false,
1432 /*Extract*/ true, CostKind)
1433 : 0) +
1434 (DstVTy ? getScalarizationOverhead(DstVTy, /*Insert*/ true,
1435 /*Extract*/ false, CostKind)
1436 : 0);
1437 }
1438
1439 llvm_unreachable("Unhandled cast");
1440 }
1441
1443 getExtractWithExtendCost(unsigned Opcode, Type *Dst, VectorType *VecTy,
1444 unsigned Index,
1445 TTI::TargetCostKind CostKind) const override {
1446 return thisT()->getVectorInstrCost(Instruction::ExtractElement, VecTy,
1447 CostKind, Index, nullptr, nullptr) +
1448 thisT()->getCastInstrCost(Opcode, Dst, VecTy->getElementType(),
1450 }
1451
1454 const Instruction *I = nullptr) const override {
1455 return BaseT::getCFInstrCost(Opcode, CostKind, I);
1456 }
1457
1459 unsigned Opcode, Type *ValTy, Type *CondTy, CmpInst::Predicate VecPred,
1463 const Instruction *I = nullptr) const override {
1464 const TargetLoweringBase *TLI = getTLI();
1465 int ISD = TLI->InstructionOpcodeToISD(Opcode);
1466 assert(ISD && "Invalid opcode");
1467
1468 if (getTLI()->getValueType(DL, ValTy, true) == MVT::Other)
1469 return BaseT::getCmpSelInstrCost(Opcode, ValTy, CondTy, VecPred, CostKind,
1470 Op1Info, Op2Info, I);
1471
1472 // Selects on vectors are actually vector selects.
1473 if (ISD == ISD::SELECT) {
1474 assert(CondTy && "CondTy must exist");
1475 if (CondTy->isVectorTy())
1476 ISD = ISD::VSELECT;
1477 }
1478 std::pair<InstructionCost, MVT> LT = getTypeLegalizationCost(ValTy);
1479
1480 if (!(ValTy->isVectorTy() && !LT.second.isVector()) &&
1481 !TLI->isOperationExpand(ISD, LT.second)) {
1482 // The operation is legal. Assume it costs 1. Multiply
1483 // by the type-legalization overhead.
1484 return LT.first * 1;
1485 }
1486
1487 // Otherwise, assume that the cast is scalarized.
1488 // TODO: If one of the types get legalized by splitting, handle this
1489 // similarly to what getCastInstrCost() does.
1490 if (auto *ValVTy = dyn_cast<VectorType>(ValTy)) {
1491 if (isa<ScalableVectorType>(ValTy))
1493
1494 unsigned Num = cast<FixedVectorType>(ValVTy)->getNumElements();
1495 InstructionCost Cost = thisT()->getCmpSelInstrCost(
1496 Opcode, ValVTy->getScalarType(), CondTy->getScalarType(), VecPred,
1497 CostKind, Op1Info, Op2Info, I);
1498
1499 // Return the cost of multiple scalar invocation plus the cost of
1500 // inserting and extracting the values.
1501 return getScalarizationOverhead(ValVTy, /*Insert*/ true,
1502 /*Extract*/ false, CostKind) +
1503 Num * Cost;
1504 }
1505
1506 // Unknown scalar opcode.
1507 return 1;
1508 }
1509
1512 unsigned Index, const Value *Op0, const Value *Op1,
1514 TTI::VectorInstrContext::None) const override {
1515 return getRegUsageForType(Val->getScalarType());
1516 }
1517
1518 /// \param ScalarUserAndIdx encodes the information about extracts from a
1519 /// vector with 'Scalar' being the value being extracted,'User' being the user
1520 /// of the extract(nullptr if user is not known before vectorization) and
1521 /// 'Idx' being the extract lane.
1523 unsigned Opcode, Type *Val, TTI::TargetCostKind CostKind, unsigned Index,
1524 Value *Scalar,
1525 ArrayRef<std::tuple<Value *, User *, int>> ScalarUserAndIdx,
1527 TTI::VectorInstrContext::None) const override {
1528 return getVectorInstrCost(Opcode, Val, CostKind, Index, nullptr, nullptr,
1529 VIC);
1530 }
1531
1534 TTI::TargetCostKind CostKind, unsigned Index,
1536 TTI::VectorInstrContext::None) const override {
1537 Value *Op0 = nullptr;
1538 Value *Op1 = nullptr;
1539 if (auto *IE = dyn_cast<InsertElementInst>(&I)) {
1540 Op0 = IE->getOperand(0);
1541 Op1 = IE->getOperand(1);
1542 }
1543 // If VIC is None, compute it from the instruction
1546 return thisT()->getVectorInstrCost(I.getOpcode(), Val, CostKind, Index, Op0,
1547 Op1, VIC);
1548 }
1549
1553 unsigned Index) const override {
1554 unsigned NewIndex = -1;
1555 if (auto *FVTy = dyn_cast<FixedVectorType>(Val)) {
1556 assert(Index < FVTy->getNumElements() &&
1557 "Unexpected index from end of vector");
1558 NewIndex = FVTy->getNumElements() - 1 - Index;
1559 }
1560 return thisT()->getVectorInstrCost(Opcode, Val, CostKind, NewIndex, nullptr,
1561 nullptr);
1562 }
1563
1565 getReplicationShuffleCost(Type *EltTy, int ReplicationFactor, int VF,
1566 const APInt &DemandedDstElts,
1567 TTI::TargetCostKind CostKind) const override {
1568 assert(DemandedDstElts.getBitWidth() == (unsigned)VF * ReplicationFactor &&
1569 "Unexpected size of DemandedDstElts.");
1570
1572
1573 auto *SrcVT = FixedVectorType::get(EltTy, VF);
1574 auto *ReplicatedVT = FixedVectorType::get(EltTy, VF * ReplicationFactor);
1575
1576 // The Mask shuffling cost is extract all the elements of the Mask
1577 // and insert each of them Factor times into the wide vector:
1578 //
1579 // E.g. an interleaved group with factor 3:
1580 // %mask = icmp ult <8 x i32> %vec1, %vec2
1581 // %interleaved.mask = shufflevector <8 x i1> %mask, <8 x i1> undef,
1582 // <24 x i32> <0,0,0,1,1,1,2,2,2,3,3,3,4,4,4,5,5,5,6,6,6,7,7,7>
1583 // The cost is estimated as extract all mask elements from the <8xi1> mask
1584 // vector and insert them factor times into the <24xi1> shuffled mask
1585 // vector.
1586 APInt DemandedSrcElts = APIntOps::ScaleBitMask(DemandedDstElts, VF);
1587 Cost += thisT()->getScalarizationOverhead(SrcVT, DemandedSrcElts,
1588 /*Insert*/ false,
1589 /*Extract*/ true, CostKind);
1590 Cost += thisT()->getScalarizationOverhead(ReplicatedVT, DemandedDstElts,
1591 /*Insert*/ true,
1592 /*Extract*/ false, CostKind);
1593
1594 return Cost;
1595 }
1596
1598 unsigned Opcode, Type *Src, Align Alignment, unsigned AddressSpace,
1601 const Instruction *I = nullptr) const override {
1602 assert(!Src->isVoidTy() && "Invalid type");
1603 // Assume types, such as structs, are expensive.
1604 if (getTLI()->getValueType(DL, Src, true) == MVT::Other)
1605 return 4;
1606 std::pair<InstructionCost, MVT> LT = getTypeLegalizationCost(Src);
1607
1608 // FIXME: Arbitrary cost
1609 if (Opcode == Instruction::Load && CostKind == TTI::TCK_Latency)
1610 return 4;
1611
1612 // Assuming that all loads of legal types cost 1.
1613 InstructionCost Cost = LT.first;
1615 return Cost;
1616
1617 const DataLayout &DL = this->getDataLayout();
1618 if (Src->isVectorTy() &&
1619 // In practice it's not currently possible to have a change in lane
1620 // length for extending loads or truncating stores so both types should
1621 // have the same scalable property.
1622 TypeSize::isKnownLT(DL.getTypeStoreSizeInBits(Src),
1623 LT.second.getSizeInBits())) {
1624 // This is a vector load that legalizes to a larger type than the vector
1625 // itself. Unless the corresponding extending load or truncating store is
1626 // legal, then this will scalarize.
1628 EVT MemVT = getTLI()->getValueType(DL, Src);
1629 if (Opcode == Instruction::Store)
1630 LA = getTLI()->getTruncStoreAction(LT.second, MemVT, Alignment,
1631 AddressSpace);
1632 else
1633 LA = getTLI()->getLoadAction(LT.second, MemVT, Alignment, AddressSpace,
1634 ISD::EXTLOAD, false);
1635
1636 if (LA != TargetLowering::Legal && LA != TargetLowering::Custom) {
1637 // This is a vector load/store for some illegal type that is scalarized.
1638 // We must account for the cost of building or decomposing the vector.
1640 cast<VectorType>(Src), Opcode != Instruction::Store,
1641 Opcode == Instruction::Store, CostKind);
1642 }
1643 }
1644
1645 return Cost;
1646 }
1647
1649 unsigned Opcode, Type *VecTy, unsigned Factor, ArrayRef<unsigned> Indices,
1650 Align Alignment, unsigned AddressSpace, TTI::TargetCostKind CostKind,
1651 bool UseMaskForCond = false, bool UseMaskForGaps = false) const override {
1652
1653 // We cannot scalarize scalable vectors, so return Invalid.
1654 if (isa<ScalableVectorType>(VecTy))
1656
1657 auto *VT = cast<FixedVectorType>(VecTy);
1658
1659 unsigned NumElts = VT->getNumElements();
1660 assert(Factor > 1 && NumElts % Factor == 0 && "Invalid interleave factor");
1661
1662 unsigned NumSubElts = NumElts / Factor;
1663 auto *SubVT = FixedVectorType::get(VT->getElementType(), NumSubElts);
1664
1665 // Firstly, the cost of load/store operation.
1667 if (UseMaskForCond || UseMaskForGaps) {
1668 unsigned IID = Opcode == Instruction::Load ? Intrinsic::masked_load
1669 : Intrinsic::masked_store;
1670 Cost = thisT()->getMemIntrinsicInstrCost(
1671 MemIntrinsicCostAttributes(IID, VecTy, Alignment, AddressSpace),
1672 CostKind);
1673 } else
1674 Cost = thisT()->getMemoryOpCost(Opcode, VecTy, Alignment, AddressSpace,
1675 CostKind);
1676
1677 // Legalize the vector type, and get the legalized and unlegalized type
1678 // sizes.
1679 MVT VecTyLT = getTypeLegalizationCost(VecTy).second;
1680 unsigned VecTySize = thisT()->getDataLayout().getTypeStoreSize(VecTy);
1681 unsigned VecTyLTSize = VecTyLT.getStoreSize();
1682
1683 // Scale the cost of the memory operation by the fraction of legalized
1684 // instructions that will actually be used. We shouldn't account for the
1685 // cost of dead instructions since they will be removed.
1686 //
1687 // E.g., An interleaved load of factor 8:
1688 // %vec = load <16 x i64>, <16 x i64>* %ptr
1689 // %v0 = shufflevector %vec, undef, <0, 8>
1690 //
1691 // If <16 x i64> is legalized to 8 v2i64 loads, only 2 of the loads will be
1692 // used (those corresponding to elements [0:1] and [8:9] of the unlegalized
1693 // type). The other loads are unused.
1694 //
1695 // TODO: Note that legalization can turn masked loads/stores into unmasked
1696 // (legalized) loads/stores. This can be reflected in the cost.
1697 if (Cost.isValid() && VecTySize > VecTyLTSize) {
1698 // The number of loads of a legal type it will take to represent a load
1699 // of the unlegalized vector type.
1700 unsigned NumLegalInsts = divideCeil(VecTySize, VecTyLTSize);
1701
1702 // The number of elements of the unlegalized type that correspond to a
1703 // single legal instruction.
1704 unsigned NumEltsPerLegalInst = divideCeil(NumElts, NumLegalInsts);
1705
1706 // Determine which legal instructions will be used.
1707 BitVector UsedInsts(NumLegalInsts, false);
1708 for (unsigned Index : Indices)
1709 for (unsigned Elt = 0; Elt < NumSubElts; ++Elt)
1710 UsedInsts.set((Index + Elt * Factor) / NumEltsPerLegalInst);
1711
1712 // Scale the cost of the load by the fraction of legal instructions that
1713 // will be used.
1714 Cost = divideCeil(UsedInsts.count() * Cost.getValue(), NumLegalInsts);
1715 }
1716
1717 // Then plus the cost of interleave operation.
1718 assert(Indices.size() <= Factor &&
1719 "Interleaved memory op has too many members");
1720
1721 const APInt DemandedAllSubElts = APInt::getAllOnes(NumSubElts);
1722 const APInt DemandedAllResultElts = APInt::getAllOnes(NumElts);
1723
1724 APInt DemandedLoadStoreElts = APInt::getZero(NumElts);
1725 for (unsigned Index : Indices) {
1726 assert(Index < Factor && "Invalid index for interleaved memory op");
1727 for (unsigned Elm = 0; Elm < NumSubElts; Elm++)
1728 DemandedLoadStoreElts.setBit(Index + Elm * Factor);
1729 }
1730
1731 if (Opcode == Instruction::Load) {
1732 // The interleave cost is similar to extract sub vectors' elements
1733 // from the wide vector, and insert them into sub vectors.
1734 //
1735 // E.g. An interleaved load of factor 2 (with one member of index 0):
1736 // %vec = load <8 x i32>, <8 x i32>* %ptr
1737 // %v0 = shuffle %vec, undef, <0, 2, 4, 6> ; Index 0
1738 // The cost is estimated as extract elements at 0, 2, 4, 6 from the
1739 // <8 x i32> vector and insert them into a <4 x i32> vector.
1740 InstructionCost InsSubCost = thisT()->getScalarizationOverhead(
1741 SubVT, DemandedAllSubElts,
1742 /*Insert*/ true, /*Extract*/ false, CostKind);
1743 Cost += Indices.size() * InsSubCost;
1744 Cost += thisT()->getScalarizationOverhead(VT, DemandedLoadStoreElts,
1745 /*Insert*/ false,
1746 /*Extract*/ true, CostKind);
1747 } else {
1748 // The interleave cost is extract elements from sub vectors, and
1749 // insert them into the wide vector.
1750 //
1751 // E.g. An interleaved store of factor 3 with 2 members at indices 0,1:
1752 // (using VF=4):
1753 // %v0_v1 = shuffle %v0, %v1, <0,4,undef,1,5,undef,2,6,undef,3,7,undef>
1754 // %gaps.mask = <true, true, false, true, true, false,
1755 // true, true, false, true, true, false>
1756 // call llvm.masked.store <12 x i32> %v0_v1, <12 x i32>* %ptr,
1757 // i32 Align, <12 x i1> %gaps.mask
1758 // The cost is estimated as extract all elements (of actual members,
1759 // excluding gaps) from both <4 x i32> vectors and insert into the <12 x
1760 // i32> vector.
1761 InstructionCost ExtSubCost = thisT()->getScalarizationOverhead(
1762 SubVT, DemandedAllSubElts,
1763 /*Insert*/ false, /*Extract*/ true, CostKind);
1764 Cost += ExtSubCost * Indices.size();
1765 Cost += thisT()->getScalarizationOverhead(VT, DemandedLoadStoreElts,
1766 /*Insert*/ true,
1767 /*Extract*/ false, CostKind);
1768 }
1769
1770 if (!UseMaskForCond)
1771 return Cost;
1772
1773 Type *I8Type = Type::getInt8Ty(VT->getContext());
1774
1775 Cost += thisT()->getReplicationShuffleCost(
1776 I8Type, Factor, NumSubElts,
1777 UseMaskForGaps ? DemandedLoadStoreElts : DemandedAllResultElts,
1778 CostKind);
1779
1780 // The Gaps mask is invariant and created outside the loop, therefore the
1781 // cost of creating it is not accounted for here. However if we have both
1782 // a MaskForGaps and some other mask that guards the execution of the
1783 // memory access, we need to account for the cost of And-ing the two masks
1784 // inside the loop.
1785 if (UseMaskForGaps) {
1786 auto *MaskVT = FixedVectorType::get(I8Type, NumElts);
1787 Cost += thisT()->getArithmeticInstrCost(BinaryOperator::And, MaskVT,
1788 CostKind);
1789 }
1790
1791 return Cost;
1792 }
1793
1794 /// Get intrinsic cost based on arguments.
1797 TTI::TargetCostKind CostKind) const override {
1798 // Check for generically free intrinsics.
1800 return 0;
1801
1802 // Assume that target intrinsics are cheap.
1803 Intrinsic::ID IID = ICA.getID();
1806
1807 // VP Intrinsics should have the same cost as their non-vp counterpart.
1808 // TODO: Adjust the cost to make the vp intrinsic cheaper than its non-vp
1809 // counterpart when the vector length argument is smaller than the maximum
1810 // vector length.
1811 // TODO: Support other kinds of VPIntrinsics
1812 if (VPIntrinsic::isVPIntrinsic(ICA.getID())) {
1813 std::optional<unsigned> FOp =
1815 if (FOp) {
1816 if (ICA.getID() == Intrinsic::vp_load) {
1817 Align Alignment;
1818 if (auto *VPI = dyn_cast_or_null<VPIntrinsic>(ICA.getInst()))
1819 Alignment = VPI->getPointerAlignment().valueOrOne();
1820 unsigned AS = 0;
1821 if (ICA.getArgTypes().size() > 1)
1822 if (auto *PtrTy = dyn_cast<PointerType>(ICA.getArgTypes()[0]))
1823 AS = PtrTy->getAddressSpace();
1824 return thisT()->getMemoryOpCost(*FOp, ICA.getReturnType(), Alignment,
1825 AS, CostKind);
1826 }
1827 if (ICA.getID() == Intrinsic::vp_store) {
1828 Align Alignment;
1829 if (auto *VPI = dyn_cast_or_null<VPIntrinsic>(ICA.getInst()))
1830 Alignment = VPI->getPointerAlignment().valueOrOne();
1831 unsigned AS = 0;
1832 if (ICA.getArgTypes().size() >= 2)
1833 if (auto *PtrTy = dyn_cast<PointerType>(ICA.getArgTypes()[1]))
1834 AS = PtrTy->getAddressSpace();
1835 return thisT()->getMemoryOpCost(*FOp, ICA.getArgTypes()[0], Alignment,
1836 AS, CostKind);
1837 }
1838 if (ICA.getID() == Intrinsic::vp_udiv ||
1839 ICA.getID() == Intrinsic::vp_sdiv ||
1840 ICA.getID() == Intrinsic::vp_urem ||
1841 ICA.getID() == Intrinsic::vp_srem) {
1842 return thisT()->getArithmeticInstrCost(*FOp, ICA.getReturnType(),
1843 CostKind);
1844 }
1845 }
1846 if (ICA.getID() == Intrinsic::vp_load_ff) {
1847 Type *RetTy = ICA.getReturnType();
1848 Type *DataTy = cast<StructType>(RetTy)->getElementType(0);
1849 Align Alignment;
1850 if (auto *VPI = dyn_cast_or_null<VPIntrinsic>(ICA.getInst()))
1851 Alignment = VPI->getPointerAlignment().valueOrOne();
1852 return thisT()->getMemIntrinsicInstrCost(
1853 MemIntrinsicCostAttributes(ICA.getID(), DataTy, Alignment),
1854 CostKind);
1855 }
1856 if (ICA.getID() == Intrinsic::vp_scatter) {
1857 if (ICA.isTypeBasedOnly()) {
1858 IntrinsicCostAttributes MaskedScatter(
1861 ICA.getFlags());
1862 return getTypeBasedIntrinsicInstrCost(MaskedScatter, CostKind);
1863 }
1864 Align Alignment;
1865 if (auto *VPI = dyn_cast_or_null<VPIntrinsic>(ICA.getInst()))
1866 Alignment = VPI->getPointerAlignment().valueOrOne();
1867 bool VarMask = isa<Constant>(ICA.getArgs()[2]);
1868 return thisT()->getMemIntrinsicInstrCost(
1869 MemIntrinsicCostAttributes(Intrinsic::vp_scatter,
1870 ICA.getArgTypes()[0], ICA.getArgs()[1],
1871 VarMask, Alignment, nullptr),
1872 CostKind);
1873 }
1874 if (ICA.getID() == Intrinsic::vp_gather) {
1875 if (ICA.isTypeBasedOnly()) {
1876 IntrinsicCostAttributes MaskedGather(
1879 ICA.getFlags());
1880 return getTypeBasedIntrinsicInstrCost(MaskedGather, CostKind);
1881 }
1882 Align Alignment;
1883 if (auto *VPI = dyn_cast_or_null<VPIntrinsic>(ICA.getInst()))
1884 Alignment = VPI->getPointerAlignment().valueOrOne();
1885 bool VarMask = isa<Constant>(ICA.getArgs()[1]);
1886 return thisT()->getMemIntrinsicInstrCost(
1887 MemIntrinsicCostAttributes(Intrinsic::vp_gather,
1888 ICA.getReturnType(), ICA.getArgs()[0],
1889 VarMask, Alignment, nullptr),
1890 CostKind);
1891 }
1892
1893 if (ICA.getID() == Intrinsic::vp_merge) {
1894 TTI::OperandValueInfo OpInfoX, OpInfoY;
1895 if (!ICA.isTypeBasedOnly()) {
1896 OpInfoX = TTI::getOperandInfo(ICA.getArgs()[0]);
1897 OpInfoY = TTI::getOperandInfo(ICA.getArgs()[1]);
1898 }
1899 return getCmpSelInstrCost(
1900 Instruction::Select, ICA.getReturnType(), ICA.getArgTypes()[0],
1901 CmpInst::BAD_ICMP_PREDICATE, CostKind, OpInfoX, OpInfoY);
1902 }
1903
1904 std::optional<Intrinsic::ID> FID =
1906
1907 // Not functionally equivalent but close enough for cost modelling.
1908 if (ICA.getID() == Intrinsic::experimental_vp_reverse)
1909 FID = Intrinsic::vector_reverse;
1910
1911 if (FID) {
1912 // Non-vp version will have same arg types except mask and vector
1913 // length.
1914 assert(ICA.getArgTypes().size() >= 2 &&
1915 "Expected VPIntrinsic to have Mask and Vector Length args and "
1916 "types");
1917
1918 ArrayRef<const Value *> NewArgs = ArrayRef(ICA.getArgs());
1919 if (!ICA.isTypeBasedOnly())
1920 NewArgs = NewArgs.drop_back(2);
1922
1923 // VPReduction intrinsics have a start value argument that their non-vp
1924 // counterparts do not have, except for the fadd and fmul non-vp
1925 // counterpart.
1927 *FID != Intrinsic::vector_reduce_fadd &&
1928 *FID != Intrinsic::vector_reduce_fmul) {
1929 if (!ICA.isTypeBasedOnly())
1930 NewArgs = NewArgs.drop_front();
1931 NewTys = NewTys.drop_front();
1932 }
1933
1934 IntrinsicCostAttributes NewICA(*FID, ICA.getReturnType(), NewArgs,
1935 NewTys, ICA.getFlags());
1936 return thisT()->getIntrinsicInstrCost(NewICA, CostKind);
1937 }
1938 }
1939
1940 if (ICA.isTypeBasedOnly())
1942
1943 Type *RetTy = ICA.getReturnType();
1944
1945 ElementCount RetVF = isVectorizedTy(RetTy) ? getVectorizedTypeVF(RetTy)
1947
1948 const IntrinsicInst *I = ICA.getInst();
1949 const SmallVectorImpl<const Value *> &Args = ICA.getArgs();
1950 FastMathFlags FMF = ICA.getFlags();
1951 switch (IID) {
1952 default:
1953 break;
1954
1955 case Intrinsic::powi:
1956 if (auto *RHSC = dyn_cast<ConstantInt>(Args[1])) {
1957 bool ShouldOptForSize = I->getParent()->getParent()->hasOptSize();
1958 if (getTLI()->isBeneficialToExpandPowI(RHSC->getSExtValue(),
1959 ShouldOptForSize)) {
1960 // The cost is modeled on the expansion performed by ExpandPowI in
1961 // SelectionDAGBuilder.
1962 APInt Exponent = RHSC->getValue().abs();
1963 unsigned ActiveBits = Exponent.getActiveBits();
1964 unsigned PopCount = Exponent.popcount();
1965 InstructionCost Cost = (ActiveBits + PopCount - 2) *
1966 thisT()->getArithmeticInstrCost(
1967 Instruction::FMul, RetTy, CostKind);
1968 if (RHSC->isNegative())
1969 Cost += thisT()->getArithmeticInstrCost(Instruction::FDiv, RetTy,
1970 CostKind);
1971 return Cost;
1972 }
1973 }
1974 break;
1975 case Intrinsic::cttz:
1976 // FIXME: If necessary, this should go in target-specific overrides.
1977 if (RetVF.isScalar() && getTLI()->isCheapToSpeculateCttz(RetTy))
1979 break;
1980
1981 case Intrinsic::ctlz:
1982 // FIXME: If necessary, this should go in target-specific overrides.
1983 if (RetVF.isScalar() && getTLI()->isCheapToSpeculateCtlz(RetTy))
1985 break;
1986
1987 case Intrinsic::memcpy:
1988 return thisT()->getMemcpyCost(ICA.getInst());
1989
1990 case Intrinsic::masked_scatter: {
1991 const Value *Mask = Args[2];
1992 bool VarMask = !isa<Constant>(Mask);
1993 Align Alignment = I->getParamAlign(1).valueOrOne();
1994 return thisT()->getMemIntrinsicInstrCost(
1995 MemIntrinsicCostAttributes(Intrinsic::masked_scatter,
1996 ICA.getArgTypes()[0], Args[1], VarMask,
1997 Alignment, I),
1998 CostKind);
1999 }
2000 case Intrinsic::masked_gather: {
2001 const Value *Mask = Args[1];
2002 bool VarMask = !isa<Constant>(Mask);
2003 Align Alignment = I->getParamAlign(0).valueOrOne();
2004 return thisT()->getMemIntrinsicInstrCost(
2005 MemIntrinsicCostAttributes(Intrinsic::masked_gather, RetTy, Args[0],
2006 VarMask, Alignment, I),
2007 CostKind);
2008 }
2009 case Intrinsic::masked_compressstore: {
2010 const Value *Data = Args[0];
2011 const Value *Mask = Args[2];
2012 Align Alignment = I->getParamAlign(1).valueOrOne();
2013 return thisT()->getMemIntrinsicInstrCost(
2014 MemIntrinsicCostAttributes(IID, Data->getType(), !isa<Constant>(Mask),
2015 Alignment, I),
2016 CostKind);
2017 }
2018 case Intrinsic::masked_expandload: {
2019 const Value *Mask = Args[1];
2020 Align Alignment = I->getParamAlign(0).valueOrOne();
2021 return thisT()->getMemIntrinsicInstrCost(
2022 MemIntrinsicCostAttributes(IID, RetTy, !isa<Constant>(Mask),
2023 Alignment, I),
2024 CostKind);
2025 }
2026 case Intrinsic::experimental_vp_strided_store: {
2027 const Value *Data = Args[0];
2028 const Value *Ptr = Args[1];
2029 const Value *Mask = Args[3];
2030 const Value *EVL = Args[4];
2031 bool VarMask = !isa<Constant>(Mask) || !isa<Constant>(EVL);
2032 Type *EltTy = cast<VectorType>(Data->getType())->getElementType();
2033 Align Alignment =
2034 I->getParamAlign(1).value_or(thisT()->DL.getABITypeAlign(EltTy));
2035 return thisT()->getMemIntrinsicInstrCost(
2036 MemIntrinsicCostAttributes(IID, Data->getType(), Ptr, VarMask,
2037 Alignment, I),
2038 CostKind);
2039 }
2040 case Intrinsic::experimental_vp_strided_load: {
2041 const Value *Ptr = Args[0];
2042 const Value *Mask = Args[2];
2043 const Value *EVL = Args[3];
2044 bool VarMask = !isa<Constant>(Mask) || !isa<Constant>(EVL);
2045 Type *EltTy = cast<VectorType>(RetTy)->getElementType();
2046 Align Alignment =
2047 I->getParamAlign(0).value_or(thisT()->DL.getABITypeAlign(EltTy));
2048 return thisT()->getMemIntrinsicInstrCost(
2049 MemIntrinsicCostAttributes(IID, RetTy, Ptr, VarMask, Alignment, I),
2050 CostKind);
2051 }
2052 case Intrinsic::stepvector: {
2053 if (isa<ScalableVectorType>(RetTy))
2055 // The cost of materialising a constant integer vector.
2057 }
2058 case Intrinsic::vector_extract: {
2059 // FIXME: Handle case where a scalable vector is extracted from a scalable
2060 // vector
2061 if (isa<ScalableVectorType>(RetTy))
2063 unsigned Index = cast<ConstantInt>(Args[1])->getZExtValue();
2064 return thisT()->getShuffleCost(
2066 cast<VectorType>(Args[0]->getType()), CostKind, {}, Index,
2067 cast<VectorType>(RetTy));
2068 }
2069 case Intrinsic::vector_insert: {
2070 // FIXME: Handle case where a scalable vector is inserted into a scalable
2071 // vector
2072 if (isa<ScalableVectorType>(Args[1]->getType()))
2074 unsigned Index = cast<ConstantInt>(Args[2])->getZExtValue();
2075 return thisT()->getShuffleCost(
2077 cast<VectorType>(Args[0]->getType()), CostKind, {}, Index,
2078 cast<VectorType>(Args[1]->getType()));
2079 }
2080 case Intrinsic::vector_splice_left:
2081 case Intrinsic::vector_splice_right: {
2082 auto *COffset = dyn_cast<ConstantInt>(Args[2]);
2083 if (!COffset)
2084 break;
2085 unsigned Index = COffset->getZExtValue();
2086 return thisT()->getShuffleCost(
2088 cast<VectorType>(Args[0]->getType()), CostKind, {},
2089 IID == Intrinsic::vector_splice_left ? Index : -Index,
2090 cast<VectorType>(RetTy));
2091 }
2092 case Intrinsic::vector_reduce_add:
2093 case Intrinsic::vector_reduce_mul:
2094 case Intrinsic::vector_reduce_and:
2095 case Intrinsic::vector_reduce_or:
2096 case Intrinsic::vector_reduce_xor:
2097 case Intrinsic::vector_reduce_smax:
2098 case Intrinsic::vector_reduce_smin:
2099 case Intrinsic::vector_reduce_fmax:
2100 case Intrinsic::vector_reduce_fmin:
2101 case Intrinsic::vector_reduce_fmaximum:
2102 case Intrinsic::vector_reduce_fminimum:
2103 case Intrinsic::vector_reduce_fmaximumnum:
2104 case Intrinsic::vector_reduce_fminimumnum:
2105 case Intrinsic::vector_reduce_umax:
2106 case Intrinsic::vector_reduce_umin: {
2107 IntrinsicCostAttributes Attrs(IID, RetTy, Args[0]->getType(), FMF, I, 1);
2109 }
2110 case Intrinsic::vector_reduce_fadd:
2111 case Intrinsic::vector_reduce_fmul: {
2113 IID, RetTy, {Args[0]->getType(), Args[1]->getType()}, FMF, I, 1);
2115 }
2116 case Intrinsic::fshl:
2117 case Intrinsic::fshr: {
2118 const Value *X = Args[0];
2119 const Value *Y = Args[1];
2120 const Value *Z = Args[2];
2123 const TTI::OperandValueInfo OpInfoZ = TTI::getOperandInfo(Z);
2124
2125 // fshl: (X << (Z % BW)) | (Y >> (BW - (Z % BW)))
2126 // fshr: (X << (BW - (Z % BW))) | (Y >> (Z % BW))
2128 Cost +=
2129 thisT()->getArithmeticInstrCost(BinaryOperator::Or, RetTy, CostKind);
2130 Cost += thisT()->getArithmeticInstrCost(
2131 BinaryOperator::Shl, RetTy, CostKind, OpInfoX,
2132 {OpInfoZ.Kind, TTI::OP_None});
2133 Cost += thisT()->getArithmeticInstrCost(
2134 BinaryOperator::LShr, RetTy, CostKind, OpInfoY,
2135 {OpInfoZ.Kind, TTI::OP_None});
2136
2137 if (!OpInfoZ.isConstant()) {
2138 Cost += thisT()->getArithmeticInstrCost(BinaryOperator::Sub, RetTy,
2139 CostKind);
2140 // Non-constant shift amounts requires a modulo. If the typesize is a
2141 // power-2 then this will be converted to an and, otherwise it will use
2142 // a urem.
2143 Cost += thisT()->getArithmeticInstrCost(
2144 isPowerOf2_32(RetTy->getScalarSizeInBits()) ? BinaryOperator::And
2145 : BinaryOperator::URem,
2146 RetTy, CostKind, OpInfoZ,
2147 {TTI::OK_UniformConstantValue, TTI::OP_None});
2148 // For non-rotates (X != Y) we must add shift-by-zero handling costs.
2149 if (X != Y) {
2150 Type *CondTy = RetTy->getWithNewBitWidth(1);
2151 Cost += thisT()->getCmpSelInstrCost(
2152 BinaryOperator::ICmp, RetTy, CondTy, CmpInst::ICMP_EQ, CostKind);
2153 Cost +=
2154 thisT()->getCmpSelInstrCost(BinaryOperator::Select, RetTy, CondTy,
2156 }
2157 }
2158 return Cost;
2159 }
2160 case Intrinsic::experimental_cttz_elts: {
2161 EVT ArgType = getTLI()->getValueType(DL, ICA.getArgTypes()[0], true);
2162
2163 // TODO: The costs below reflect the expansion code in
2164 // TargetLowering::expandCttzElts, but we may want to sacrifice some
2165 // accuracy in favour of compile time.
2166
2167 // Find the smallest "sensible" element type to use for the expansion.
2168 bool ZeroIsPoison = !cast<ConstantInt>(Args[1])->isZero();
2169 ConstantRange VScaleRange(APInt(64, 1), APInt::getZero(64));
2170 if (isa<ScalableVectorType>(ICA.getArgTypes()[0]) && I && I->getCaller())
2171 VScaleRange = getVScaleRange(I->getCaller(), 64);
2172
2173 unsigned EltWidth = getTLI()->getBitWidthForCttzElements(
2174 getTLI()->getValueType(DL, RetTy), ArgType.getVectorElementCount(),
2175 ZeroIsPoison, &VScaleRange);
2176 Type *NewEltTy = IntegerType::getIntNTy(RetTy->getContext(), EltWidth);
2177
2178 // Create the new vector type & get the vector length
2179 Type *NewVecTy = VectorType::get(
2180 NewEltTy, cast<VectorType>(Args[0]->getType())->getElementCount());
2181
2182 IntrinsicCostAttributes StepVecAttrs(Intrinsic::stepvector, NewVecTy, {},
2183 FMF);
2185 thisT()->getIntrinsicInstrCost(StepVecAttrs, CostKind);
2186
2187 Cost +=
2188 thisT()->getArithmeticInstrCost(Instruction::Sub, NewVecTy, CostKind);
2189 Cost += thisT()->getCastInstrCost(Instruction::SExt, NewVecTy,
2190 Args[0]->getType(),
2192 Cost +=
2193 thisT()->getArithmeticInstrCost(Instruction::And, NewVecTy, CostKind);
2194
2195 IntrinsicCostAttributes ReducAttrs(Intrinsic::vector_reduce_umax,
2196 NewEltTy, NewVecTy, FMF, I, 1);
2197 Cost += thisT()->getTypeBasedIntrinsicInstrCost(ReducAttrs, CostKind);
2198 Cost +=
2199 thisT()->getArithmeticInstrCost(Instruction::Sub, NewEltTy, CostKind);
2200
2201 return Cost;
2202 }
2203 case Intrinsic::get_active_lane_mask:
2204 case Intrinsic::experimental_vector_match:
2205 case Intrinsic::experimental_vector_histogram_add:
2206 case Intrinsic::experimental_vector_histogram_uadd_sat:
2207 case Intrinsic::experimental_vector_histogram_umax:
2208 case Intrinsic::experimental_vector_histogram_umin:
2209 case Intrinsic::masked_udiv:
2210 case Intrinsic::masked_sdiv:
2211 case Intrinsic::masked_urem:
2212 case Intrinsic::masked_srem:
2213 return thisT()->getTypeBasedIntrinsicInstrCost(ICA, CostKind);
2214 case Intrinsic::modf:
2215 case Intrinsic::sincos:
2216 case Intrinsic::sincospi: {
2217 std::optional<unsigned> CallRetElementIndex;
2218 // The first element of the modf result is returned by value in the
2219 // libcall.
2220 if (ICA.getID() == Intrinsic::modf)
2221 CallRetElementIndex = 0;
2222
2223 if (auto Cost = getMultipleResultIntrinsicVectorLibCallCost(
2224 ICA, CostKind, CallRetElementIndex))
2225 return *Cost;
2226 // Otherwise, fallback to default scalarization cost.
2227 break;
2228 }
2229 case Intrinsic::loop_dependence_war_mask:
2230 case Intrinsic::loop_dependence_raw_mask: {
2231 // Compute the cost of the expanded version of these intrinsics:
2232 //
2233 // The possible expansions are...
2234 //
2235 // loop_dependence_war_mask:
2236 // diff = (addrB - addrA) / eltSize
2237 // cmp = icmp sle diff, 0
2238 // upper_bound = select cmp, -1, diff
2239 // mask = get_active_lane_mask 0, upper_bound
2240 //
2241 // loop_dependence_raw_mask:
2242 // diff = (abs(addrB - addrA)) / eltSize
2243 // cmp = icmp eq diff, 0
2244 // upper_bound = select cmp, -1, diff
2245 // mask = get_active_lane_mask 0, upper_bound
2246 //
2247 Type *AddrTy = ICA.getArgTypes()[0];
2248 bool IsReadAfterWrite = IID == Intrinsic::loop_dependence_raw_mask;
2249
2251 thisT()->getArithmeticInstrCost(Instruction::Sub, AddrTy, CostKind);
2252 if (IsReadAfterWrite) {
2253 IntrinsicCostAttributes AbsAttrs(Intrinsic::abs, AddrTy, {AddrTy}, {});
2254 Cost += thisT()->getIntrinsicInstrCost(AbsAttrs, CostKind);
2255 }
2256
2257 TTI::OperandValueInfo EltSizeOpInfo =
2258 TTI::getOperandInfo(ICA.getArgs()[2]);
2259 Cost += thisT()->getArithmeticInstrCost(Instruction::SDiv, AddrTy,
2260 CostKind, {}, EltSizeOpInfo);
2261
2262 Type *CondTy = IntegerType::getInt1Ty(RetTy->getContext());
2263 CmpInst::Predicate Pred =
2264 IsReadAfterWrite ? CmpInst::ICMP_EQ : CmpInst::ICMP_SLE;
2265 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, CondTy, AddrTy,
2266 Pred, CostKind);
2267 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::Select, AddrTy,
2268 CondTy, Pred, CostKind);
2269
2270 IntrinsicCostAttributes Attrs(Intrinsic::get_active_lane_mask, RetTy,
2271 {AddrTy, AddrTy}, FMF);
2272 Cost += thisT()->getIntrinsicInstrCost(Attrs, CostKind);
2273 return Cost;
2274 }
2275 }
2276
2277 // Assume that we need to scalarize this intrinsic.)
2278 // Compute the scalarization overhead based on Args for a vector
2279 // intrinsic.
2280 InstructionCost ScalarizationCost = InstructionCost::getInvalid();
2281 if (RetVF.isVector() && !RetVF.isScalable()) {
2282 ScalarizationCost = 0;
2283 if (!RetTy->isVoidTy()) {
2284 for (Type *VectorTy : getContainedTypes(RetTy)) {
2285 ScalarizationCost += getScalarizationOverhead(
2286 cast<VectorType>(VectorTy),
2287 /*Insert=*/true, /*Extract=*/false, CostKind);
2288 }
2289 }
2290 ScalarizationCost += getOperandsScalarizationOverhead(
2291 filterConstantAndDuplicatedOperands(Args, ICA.getArgTypes()),
2292 CostKind);
2293 }
2294
2295 IntrinsicCostAttributes Attrs(IID, RetTy, ICA.getArgTypes(), FMF, I,
2296 ScalarizationCost);
2297 return thisT()->getTypeBasedIntrinsicInstrCost(Attrs, CostKind);
2298 }
2299
2300 /// Get intrinsic cost based on argument types.
2301 /// If ScalarizationCostPassed is std::numeric_limits<unsigned>::max(), the
2302 /// cost of scalarizing the arguments and the return value will be computed
2303 /// based on types.
2307 Intrinsic::ID IID = ICA.getID();
2308 Type *RetTy = ICA.getReturnType();
2309 const SmallVectorImpl<Type *> &Tys = ICA.getArgTypes();
2310 FastMathFlags FMF = ICA.getFlags();
2311 InstructionCost ScalarizationCostPassed = ICA.getScalarizationCost();
2312 bool SkipScalarizationCost = ICA.skipScalarizationCost();
2313
2314 VectorType *VecOpTy = nullptr;
2315 if (!Tys.empty()) {
2316 // The vector reduction operand is operand 0 except for fadd/fmul.
2317 // Their operand 0 is a scalar start value, so the vector op is operand 1.
2318 unsigned VecTyIndex = 0;
2319 if (IID == Intrinsic::vector_reduce_fadd ||
2320 IID == Intrinsic::vector_reduce_fmul)
2321 VecTyIndex = 1;
2322 assert(Tys.size() > VecTyIndex && "Unexpected IntrinsicCostAttributes");
2323 VecOpTy = dyn_cast<VectorType>(Tys[VecTyIndex]);
2324 }
2325
2326 // Library call cost - other than size, make it expensive.
2327 unsigned SingleCallCost = CostKind == TTI::TCK_CodeSize ? 1 : 10;
2328 unsigned ISD = 0;
2329 switch (IID) {
2330 default: {
2331 // Scalable vectors cannot be scalarized, so return Invalid.
2332 if (isa<ScalableVectorType>(RetTy) || any_of(Tys, [](const Type *Ty) {
2333 return isa<ScalableVectorType>(Ty);
2334 }))
2336
2337 // Assume that we need to scalarize this intrinsic.
2338 InstructionCost ScalarizationCost =
2339 SkipScalarizationCost ? ScalarizationCostPassed : 0;
2340 unsigned ScalarCalls = 1;
2341 Type *ScalarRetTy = RetTy;
2342 if (auto *RetVTy = dyn_cast<VectorType>(RetTy)) {
2343 if (!SkipScalarizationCost)
2344 ScalarizationCost = getScalarizationOverhead(
2345 RetVTy, /*Insert*/ true, /*Extract*/ false, CostKind);
2346 ScalarCalls = std::max(ScalarCalls,
2347 cast<FixedVectorType>(RetVTy)->getNumElements());
2348 ScalarRetTy = RetTy->getScalarType();
2349 }
2350 SmallVector<Type *, 4> ScalarTys;
2351 for (Type *Ty : Tys) {
2352 if (auto *VTy = dyn_cast<VectorType>(Ty)) {
2353 if (!SkipScalarizationCost)
2354 ScalarizationCost += getScalarizationOverhead(
2355 VTy, /*Insert*/ false, /*Extract*/ true, CostKind);
2356 ScalarCalls = std::max(ScalarCalls,
2357 cast<FixedVectorType>(VTy)->getNumElements());
2358 Ty = Ty->getScalarType();
2359 }
2360 ScalarTys.push_back(Ty);
2361 }
2362 if (ScalarCalls == 1)
2363 return 1; // Return cost of a scalar intrinsic. Assume it to be cheap.
2364
2365 IntrinsicCostAttributes ScalarAttrs(IID, ScalarRetTy, ScalarTys, FMF);
2366 InstructionCost ScalarCost =
2367 thisT()->getIntrinsicInstrCost(ScalarAttrs, CostKind);
2368
2369 return ScalarCalls * ScalarCost + ScalarizationCost;
2370 }
2371 // Look for intrinsics that can be lowered directly or turned into a scalar
2372 // intrinsic call.
2373 case Intrinsic::sqrt:
2374 ISD = ISD::FSQRT;
2375 break;
2376 case Intrinsic::sin:
2377 ISD = ISD::FSIN;
2378 break;
2379 case Intrinsic::cos:
2380 ISD = ISD::FCOS;
2381 break;
2382 case Intrinsic::sincos:
2383 ISD = ISD::FSINCOS;
2384 break;
2385 case Intrinsic::sincospi:
2387 break;
2388 case Intrinsic::modf:
2389 ISD = ISD::FMODF;
2390 break;
2391 case Intrinsic::tan:
2392 ISD = ISD::FTAN;
2393 break;
2394 case Intrinsic::asin:
2395 ISD = ISD::FASIN;
2396 break;
2397 case Intrinsic::acos:
2398 ISD = ISD::FACOS;
2399 break;
2400 case Intrinsic::atan:
2401 ISD = ISD::FATAN;
2402 break;
2403 case Intrinsic::atan2:
2404 ISD = ISD::FATAN2;
2405 break;
2406 case Intrinsic::sinh:
2407 ISD = ISD::FSINH;
2408 break;
2409 case Intrinsic::cosh:
2410 ISD = ISD::FCOSH;
2411 break;
2412 case Intrinsic::tanh:
2413 ISD = ISD::FTANH;
2414 break;
2415 case Intrinsic::exp:
2416 ISD = ISD::FEXP;
2417 break;
2418 case Intrinsic::exp2:
2419 ISD = ISD::FEXP2;
2420 break;
2421 case Intrinsic::exp10:
2422 ISD = ISD::FEXP10;
2423 break;
2424 case Intrinsic::log:
2425 ISD = ISD::FLOG;
2426 break;
2427 case Intrinsic::log10:
2428 ISD = ISD::FLOG10;
2429 break;
2430 case Intrinsic::log2:
2431 ISD = ISD::FLOG2;
2432 break;
2433 case Intrinsic::ldexp:
2434 ISD = ISD::FLDEXP;
2435 break;
2436 case Intrinsic::fabs:
2437 ISD = ISD::FABS;
2438 break;
2439 case Intrinsic::canonicalize:
2441 break;
2442 case Intrinsic::minnum:
2443 ISD = ISD::FMINNUM;
2444 break;
2445 case Intrinsic::maxnum:
2446 ISD = ISD::FMAXNUM;
2447 break;
2448 case Intrinsic::minimum:
2450 break;
2451 case Intrinsic::maximum:
2453 break;
2454 case Intrinsic::minimumnum:
2456 break;
2457 case Intrinsic::maximumnum:
2459 break;
2460 case Intrinsic::copysign:
2462 break;
2463 case Intrinsic::floor:
2464 ISD = ISD::FFLOOR;
2465 break;
2466 case Intrinsic::ceil:
2467 ISD = ISD::FCEIL;
2468 break;
2469 case Intrinsic::trunc:
2470 ISD = ISD::FTRUNC;
2471 break;
2472 case Intrinsic::nearbyint:
2474 break;
2475 case Intrinsic::rint:
2476 ISD = ISD::FRINT;
2477 break;
2478 case Intrinsic::lrint:
2479 ISD = ISD::LRINT;
2480 break;
2481 case Intrinsic::llrint:
2482 ISD = ISD::LLRINT;
2483 break;
2484 case Intrinsic::round:
2485 ISD = ISD::FROUND;
2486 break;
2487 case Intrinsic::roundeven:
2489 break;
2490 case Intrinsic::lround:
2491 ISD = ISD::LROUND;
2492 break;
2493 case Intrinsic::llround:
2494 ISD = ISD::LLROUND;
2495 break;
2496 case Intrinsic::pow:
2497 ISD = ISD::FPOW;
2498 break;
2499 case Intrinsic::fma:
2500 ISD = ISD::FMA;
2501 break;
2502 case Intrinsic::fmuladd:
2503 ISD = ISD::FMA;
2504 break;
2505 case Intrinsic::experimental_constrained_fmuladd:
2507 break;
2508 // FIXME: We should return 0 whenever getIntrinsicCost == TCC_Free.
2509 case Intrinsic::lifetime_start:
2510 case Intrinsic::lifetime_end:
2511 case Intrinsic::sideeffect:
2512 case Intrinsic::pseudoprobe:
2513 case Intrinsic::arithmetic_fence:
2514 return 0;
2515 case Intrinsic::masked_store: {
2516 Type *Ty = Tys[0];
2517 Align TyAlign = thisT()->DL.getABITypeAlign(Ty);
2518 return thisT()->getMemIntrinsicInstrCost(
2519 MemIntrinsicCostAttributes(IID, Ty, TyAlign, 0), CostKind);
2520 }
2521 case Intrinsic::masked_load: {
2522 Type *Ty = RetTy;
2523 Align TyAlign = thisT()->DL.getABITypeAlign(Ty);
2524 return thisT()->getMemIntrinsicInstrCost(
2525 MemIntrinsicCostAttributes(IID, Ty, TyAlign, 0), CostKind);
2526 }
2527 case Intrinsic::experimental_vp_strided_store: {
2528 auto *Ty = cast<VectorType>(ICA.getArgTypes()[0]);
2529 Align Alignment = thisT()->DL.getABITypeAlign(Ty->getElementType());
2530 return thisT()->getMemIntrinsicInstrCost(
2531 MemIntrinsicCostAttributes(IID, Ty, /*Ptr=*/nullptr,
2532 /*VariableMask=*/true, Alignment,
2533 ICA.getInst()),
2534 CostKind);
2535 }
2536 case Intrinsic::experimental_vp_strided_load: {
2537 auto *Ty = cast<VectorType>(ICA.getReturnType());
2538 Align Alignment = thisT()->DL.getABITypeAlign(Ty->getElementType());
2539 return thisT()->getMemIntrinsicInstrCost(
2540 MemIntrinsicCostAttributes(IID, Ty, /*Ptr=*/nullptr,
2541 /*VariableMask=*/true, Alignment,
2542 ICA.getInst()),
2543 CostKind);
2544 }
2545 case Intrinsic::vector_reduce_add:
2546 case Intrinsic::vector_reduce_mul:
2547 case Intrinsic::vector_reduce_and:
2548 case Intrinsic::vector_reduce_or:
2549 case Intrinsic::vector_reduce_xor:
2550 return thisT()->getArithmeticReductionCost(
2551 getArithmeticReductionInstruction(IID), VecOpTy, std::nullopt,
2552 CostKind);
2553 case Intrinsic::vector_reduce_fadd:
2554 case Intrinsic::vector_reduce_fmul:
2555 return thisT()->getArithmeticReductionCost(
2556 getArithmeticReductionInstruction(IID), VecOpTy, FMF, CostKind);
2557 case Intrinsic::vector_reduce_smax:
2558 case Intrinsic::vector_reduce_smin:
2559 case Intrinsic::vector_reduce_umax:
2560 case Intrinsic::vector_reduce_umin:
2561 case Intrinsic::vector_reduce_fmax:
2562 case Intrinsic::vector_reduce_fmin:
2563 case Intrinsic::vector_reduce_fmaximum:
2564 case Intrinsic::vector_reduce_fminimum:
2565 case Intrinsic::vector_reduce_fmaximumnum:
2566 case Intrinsic::vector_reduce_fminimumnum:
2567 return thisT()->getMinMaxReductionCost(getMinMaxReductionIntrinsicOp(IID),
2568 VecOpTy, ICA.getFlags(), CostKind);
2569 case Intrinsic::experimental_vector_match: {
2570 auto *SearchTy = cast<VectorType>(ICA.getArgTypes()[0]);
2571 auto *NeedleTy = cast<FixedVectorType>(ICA.getArgTypes()[1]);
2572 unsigned SearchSize = NeedleTy->getNumElements();
2573
2574 // Approximate the cost based on the expansion code in
2575 // TargetLowering::expandVectorMatch.
2577 Cost += thisT()->getVectorInstrCost(Instruction::ExtractElement, NeedleTy,
2578 CostKind, 1, nullptr, nullptr);
2579 Cost += thisT()->getVectorInstrCost(Instruction::InsertElement, SearchTy,
2580 CostKind, 0, nullptr, nullptr);
2581 Cost += thisT()->getShuffleCost(TTI::SK_Broadcast, SearchTy, SearchTy,
2582 CostKind, {}, 0, nullptr);
2583 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, SearchTy, RetTy,
2585 Cost +=
2586 thisT()->getArithmeticInstrCost(BinaryOperator::Or, RetTy, CostKind);
2587 Cost *= SearchSize;
2588 Cost +=
2589 thisT()->getArithmeticInstrCost(BinaryOperator::And, RetTy, CostKind);
2590 return Cost;
2591 }
2592 case Intrinsic::vector_reverse:
2593 return thisT()->getShuffleCost(TTI::SK_Reverse, cast<VectorType>(RetTy),
2594 cast<VectorType>(ICA.getArgTypes()[0]),
2595 CostKind, {}, 0, cast<VectorType>(RetTy));
2596 case Intrinsic::experimental_vector_histogram_add:
2597 case Intrinsic::experimental_vector_histogram_uadd_sat:
2598 case Intrinsic::experimental_vector_histogram_umax:
2599 case Intrinsic::experimental_vector_histogram_umin: {
2601 Type *EltTy = ICA.getArgTypes()[1];
2602
2603 // Targets with scalable vectors must handle this on their own.
2604 if (!PtrsTy)
2606
2607 Align Alignment = thisT()->DL.getABITypeAlign(EltTy);
2609 Cost += thisT()->getVectorInstrCost(Instruction::ExtractElement, PtrsTy,
2610 CostKind, 1, nullptr, nullptr);
2611 Cost += thisT()->getMemoryOpCost(Instruction::Load, EltTy, Alignment, 0,
2612 CostKind);
2613 switch (IID) {
2614 default:
2615 llvm_unreachable("Unhandled histogram update operation.");
2616 case Intrinsic::experimental_vector_histogram_add:
2617 Cost +=
2618 thisT()->getArithmeticInstrCost(Instruction::Add, EltTy, CostKind);
2619 break;
2620 case Intrinsic::experimental_vector_histogram_uadd_sat: {
2621 IntrinsicCostAttributes UAddSat(Intrinsic::uadd_sat, EltTy, {EltTy});
2622 Cost += thisT()->getIntrinsicInstrCost(UAddSat, CostKind);
2623 break;
2624 }
2625 case Intrinsic::experimental_vector_histogram_umax: {
2626 IntrinsicCostAttributes UMax(Intrinsic::umax, EltTy, {EltTy});
2627 Cost += thisT()->getIntrinsicInstrCost(UMax, CostKind);
2628 break;
2629 }
2630 case Intrinsic::experimental_vector_histogram_umin: {
2631 IntrinsicCostAttributes UMin(Intrinsic::umin, EltTy, {EltTy});
2632 Cost += thisT()->getIntrinsicInstrCost(UMin, CostKind);
2633 break;
2634 }
2635 }
2636 Cost += thisT()->getMemoryOpCost(Instruction::Store, EltTy, Alignment, 0,
2637 CostKind);
2638 Cost *= PtrsTy->getNumElements();
2639 return Cost;
2640 }
2641 case Intrinsic::get_active_lane_mask: {
2642 Type *ArgTy = ICA.getArgTypes()[0];
2643 EVT ResVT = getTLI()->getValueType(DL, RetTy, true);
2644 EVT ArgVT = getTLI()->getValueType(DL, ArgTy, true);
2645
2646 // If we're not expanding the intrinsic then we assume this is cheap
2647 // to implement.
2648 if (!getTLI()->shouldExpandGetActiveLaneMask(ResVT, ArgVT))
2649 return getTypeLegalizationCost(RetTy).first;
2650
2651 // Create the expanded types that will be used to calculate the uadd_sat
2652 // operation.
2653 Type *ExpRetTy =
2654 VectorType::get(ArgTy, cast<VectorType>(RetTy)->getElementCount());
2655 IntrinsicCostAttributes Attrs(Intrinsic::uadd_sat, ExpRetTy, {}, FMF);
2657 thisT()->getTypeBasedIntrinsicInstrCost(Attrs, CostKind);
2658 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, ExpRetTy, RetTy,
2660 return Cost;
2661 }
2662 case Intrinsic::experimental_memset_pattern:
2663 // This cost is set to match the cost of the memset_pattern16 libcall.
2664 // It should likely be re-evaluated after migration to this intrinsic
2665 // is complete.
2666 return TTI::TCC_Basic * 4;
2667 case Intrinsic::abs:
2668 ISD = ISD::ABS;
2669 break;
2670 case Intrinsic::fshl:
2671 ISD = ISD::FSHL;
2672 break;
2673 case Intrinsic::fshr:
2674 ISD = ISD::FSHR;
2675 break;
2676 case Intrinsic::smax:
2677 ISD = ISD::SMAX;
2678 break;
2679 case Intrinsic::smin:
2680 ISD = ISD::SMIN;
2681 break;
2682 case Intrinsic::umax:
2683 ISD = ISD::UMAX;
2684 break;
2685 case Intrinsic::umin:
2686 ISD = ISD::UMIN;
2687 break;
2688 case Intrinsic::sadd_sat:
2689 ISD = ISD::SADDSAT;
2690 break;
2691 case Intrinsic::ssub_sat:
2692 ISD = ISD::SSUBSAT;
2693 break;
2694 case Intrinsic::uadd_sat:
2695 ISD = ISD::UADDSAT;
2696 break;
2697 case Intrinsic::usub_sat:
2698 ISD = ISD::USUBSAT;
2699 break;
2700 case Intrinsic::smul_fix:
2701 ISD = ISD::SMULFIX;
2702 break;
2703 case Intrinsic::umul_fix:
2704 ISD = ISD::UMULFIX;
2705 break;
2706 case Intrinsic::sadd_with_overflow:
2707 ISD = ISD::SADDO;
2708 break;
2709 case Intrinsic::ssub_with_overflow:
2710 ISD = ISD::SSUBO;
2711 break;
2712 case Intrinsic::uadd_with_overflow:
2713 ISD = ISD::UADDO;
2714 break;
2715 case Intrinsic::usub_with_overflow:
2716 ISD = ISD::USUBO;
2717 break;
2718 case Intrinsic::smul_with_overflow:
2719 ISD = ISD::SMULO;
2720 break;
2721 case Intrinsic::umul_with_overflow:
2722 ISD = ISD::UMULO;
2723 break;
2724 case Intrinsic::fptosi_sat:
2725 case Intrinsic::fptoui_sat: {
2726 std::pair<InstructionCost, MVT> SrcLT = getTypeLegalizationCost(Tys[0]);
2727 std::pair<InstructionCost, MVT> RetLT = getTypeLegalizationCost(RetTy);
2728
2729 // For cast instructions, types are different between source and
2730 // destination. Also need to check if the source type can be legalize.
2731 if (!SrcLT.first.isValid() || !RetLT.first.isValid())
2733 ISD = IID == Intrinsic::fptosi_sat ? ISD::FP_TO_SINT_SAT
2735 break;
2736 }
2737 case Intrinsic::ctpop:
2738 ISD = ISD::CTPOP;
2739 // In case of legalization use TCC_Expensive. This is cheaper than a
2740 // library call but still not a cheap instruction.
2741 SingleCallCost = TargetTransformInfo::TCC_Expensive;
2742 break;
2743 case Intrinsic::ctlz:
2744 ISD = ISD::CTLZ;
2745 break;
2746 case Intrinsic::cttz:
2747 ISD = ISD::CTTZ;
2748 break;
2749 case Intrinsic::bswap:
2750 ISD = ISD::BSWAP;
2751 break;
2752 case Intrinsic::bitreverse:
2754 break;
2755 case Intrinsic::ucmp:
2756 ISD = ISD::UCMP;
2757 break;
2758 case Intrinsic::scmp:
2759 ISD = ISD::SCMP;
2760 break;
2761 case Intrinsic::clmul:
2762 ISD = ISD::CLMUL;
2763 break;
2764 case Intrinsic::masked_udiv:
2765 case Intrinsic::masked_sdiv:
2766 case Intrinsic::masked_urem:
2767 case Intrinsic::masked_srem: {
2768 unsigned UnmaskedOpc;
2769 switch (IID) {
2770 case Intrinsic::masked_udiv:
2772 UnmaskedOpc = Instruction::UDiv;
2773 break;
2774 case Intrinsic::masked_sdiv:
2776 UnmaskedOpc = Instruction::SDiv;
2777 break;
2778 case Intrinsic::masked_urem:
2780 UnmaskedOpc = Instruction::URem;
2781 break;
2782 case Intrinsic::masked_srem:
2784 UnmaskedOpc = Instruction::SRem;
2785 break;
2786 default:
2787 llvm_unreachable("Unexpected intrinsic ID");
2788 }
2790 thisT()->getArithmeticInstrCost(UnmaskedOpc, RetTy, CostKind);
2791
2792 // Expansion generates a (select %mask, %rhs, 1) for the divisor.
2793 MVT LT = getTypeLegalizationCost(RetTy).second;
2794 if (!getTLI()->isOperationLegalOrCustom(ISD, LT)) {
2795 Type *CondTy = cast<VectorType>(RetTy)->getWithNewType(
2797 Cost += thisT()->getCmpSelInstrCost(
2798 BinaryOperator::Select, RetTy, CondTy, CmpInst::BAD_ICMP_PREDICATE,
2800 }
2801
2802 return Cost;
2803 }
2804 }
2805
2806 auto *ST = dyn_cast<StructType>(RetTy);
2807 Type *LegalizeTy = ST ? ST->getContainedType(0) : RetTy;
2808 std::pair<InstructionCost, MVT> LT = getTypeLegalizationCost(LegalizeTy);
2809
2810 const TargetLoweringBase *TLI = getTLI();
2811
2812 if (TLI->isOperationLegalOrPromote(ISD, LT.second)) {
2813 if (IID == Intrinsic::fabs && LT.second.isFloatingPoint() &&
2814 TLI->isFAbsFree(LT.second)) {
2815 return 0;
2816 }
2817
2818 // The operation is legal. Assume it costs 1.
2819 // If the type is split to multiple registers, assume that there is some
2820 // overhead to this.
2821 // TODO: Once we have extract/insert subvector cost we need to use them.
2822 if (LT.first > 1)
2823 return (LT.first * 2);
2824 else
2825 return (LT.first * 1);
2826 } else if (TLI->isOperationCustom(ISD, LT.second)) {
2827 // If the operation is custom lowered then assume
2828 // that the code is twice as expensive.
2829 return (LT.first * 2);
2830 }
2831
2832 switch (IID) {
2833 case Intrinsic::fmuladd: {
2834 // If we can't lower fmuladd into an FMA estimate the cost as a floating
2835 // point mul followed by an add.
2836
2837 return thisT()->getArithmeticInstrCost(BinaryOperator::FMul, RetTy,
2838 CostKind) +
2839 thisT()->getArithmeticInstrCost(BinaryOperator::FAdd, RetTy,
2840 CostKind);
2841 }
2842 case Intrinsic::experimental_constrained_fmuladd: {
2843 IntrinsicCostAttributes FMulAttrs(
2844 Intrinsic::experimental_constrained_fmul, RetTy, Tys);
2845 IntrinsicCostAttributes FAddAttrs(
2846 Intrinsic::experimental_constrained_fadd, RetTy, Tys);
2847 return thisT()->getIntrinsicInstrCost(FMulAttrs, CostKind) +
2848 thisT()->getIntrinsicInstrCost(FAddAttrs, CostKind);
2849 }
2850 case Intrinsic::smin:
2851 case Intrinsic::smax:
2852 case Intrinsic::umin:
2853 case Intrinsic::umax: {
2854 // minmax(X,Y) = select(icmp(X,Y),X,Y)
2855 Type *CondTy = RetTy->getWithNewBitWidth(1);
2856 bool IsUnsigned = IID == Intrinsic::umax || IID == Intrinsic::umin;
2857 CmpInst::Predicate Pred =
2858 IsUnsigned ? CmpInst::ICMP_UGT : CmpInst::ICMP_SGT;
2860 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, RetTy, CondTy,
2861 Pred, CostKind);
2862 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::Select, RetTy, CondTy,
2863 Pred, CostKind);
2864 return Cost;
2865 }
2866 case Intrinsic::sadd_with_overflow:
2867 case Intrinsic::ssub_with_overflow: {
2868 Type *SumTy = RetTy->getContainedType(0);
2869 Type *OverflowTy = RetTy->getContainedType(1);
2870 unsigned Opcode = IID == Intrinsic::sadd_with_overflow
2871 ? BinaryOperator::Add
2872 : BinaryOperator::Sub;
2873
2874 // Add:
2875 // Overflow -> (Result < LHS) ^ (RHS < 0)
2876 // Sub:
2877 // Overflow -> (Result < LHS) ^ (RHS > 0)
2879 Cost += thisT()->getArithmeticInstrCost(Opcode, SumTy, CostKind);
2880 Cost +=
2881 2 * thisT()->getCmpSelInstrCost(Instruction::ICmp, SumTy, OverflowTy,
2883 Cost += thisT()->getArithmeticInstrCost(BinaryOperator::Xor, OverflowTy,
2884 CostKind);
2885 return Cost;
2886 }
2887 case Intrinsic::uadd_with_overflow:
2888 case Intrinsic::usub_with_overflow: {
2889 Type *SumTy = RetTy->getContainedType(0);
2890 Type *OverflowTy = RetTy->getContainedType(1);
2891 unsigned Opcode = IID == Intrinsic::uadd_with_overflow
2892 ? BinaryOperator::Add
2893 : BinaryOperator::Sub;
2894 CmpInst::Predicate Pred = IID == Intrinsic::uadd_with_overflow
2897
2899 Cost += thisT()->getArithmeticInstrCost(Opcode, SumTy, CostKind);
2900 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, SumTy,
2901 OverflowTy, Pred, CostKind);
2902 return Cost;
2903 }
2904 case Intrinsic::smul_with_overflow:
2905 case Intrinsic::umul_with_overflow: {
2906 Type *MulTy = RetTy->getContainedType(0);
2907 Type *OverflowTy = RetTy->getContainedType(1);
2908 unsigned ExtSize = MulTy->getScalarSizeInBits() * 2;
2909 Type *ExtTy = MulTy->getWithNewBitWidth(ExtSize);
2910 bool IsSigned = IID == Intrinsic::smul_with_overflow;
2911
2912 unsigned ExtOp = IsSigned ? Instruction::SExt : Instruction::ZExt;
2914
2916 Cost += 2 * thisT()->getCastInstrCost(ExtOp, ExtTy, MulTy, CCH, CostKind);
2917 Cost +=
2918 thisT()->getArithmeticInstrCost(Instruction::Mul, ExtTy, CostKind);
2919 Cost += 2 * thisT()->getCastInstrCost(Instruction::Trunc, MulTy, ExtTy,
2920 CCH, CostKind);
2921 Cost += thisT()->getArithmeticInstrCost(
2922 Instruction::LShr, ExtTy, CostKind, {TTI::OK_AnyValue, TTI::OP_None},
2924
2925 if (IsSigned)
2926 Cost += thisT()->getArithmeticInstrCost(
2927 Instruction::AShr, MulTy, CostKind,
2930
2931 Cost += thisT()->getCmpSelInstrCost(
2932 BinaryOperator::ICmp, MulTy, OverflowTy, CmpInst::ICMP_NE, CostKind);
2933 return Cost;
2934 }
2935 case Intrinsic::sadd_sat:
2936 case Intrinsic::ssub_sat: {
2937 // Assume a default expansion.
2938 Type *CondTy = RetTy->getWithNewBitWidth(1);
2939
2940 Type *OpTy = StructType::create({RetTy, CondTy});
2941 Intrinsic::ID OverflowOp = IID == Intrinsic::sadd_sat
2942 ? Intrinsic::sadd_with_overflow
2943 : Intrinsic::ssub_with_overflow;
2945
2946 // SatMax -> Overflow && SumDiff < 0
2947 // SatMin -> Overflow && SumDiff >= 0
2949 IntrinsicCostAttributes Attrs(OverflowOp, OpTy, {RetTy, RetTy}, FMF,
2950 nullptr, ScalarizationCostPassed);
2951 Cost += thisT()->getIntrinsicInstrCost(Attrs, CostKind);
2952 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, RetTy, CondTy,
2953 Pred, CostKind);
2954 Cost += 2 * thisT()->getCmpSelInstrCost(BinaryOperator::Select, RetTy,
2955 CondTy, Pred, CostKind);
2956 return Cost;
2957 }
2958 case Intrinsic::uadd_sat:
2959 case Intrinsic::usub_sat: {
2960 Type *CondTy = RetTy->getWithNewBitWidth(1);
2961
2962 Type *OpTy = StructType::create({RetTy, CondTy});
2963 Intrinsic::ID OverflowOp = IID == Intrinsic::uadd_sat
2964 ? Intrinsic::uadd_with_overflow
2965 : Intrinsic::usub_with_overflow;
2966
2968 IntrinsicCostAttributes Attrs(OverflowOp, OpTy, {RetTy, RetTy}, FMF,
2969 nullptr, ScalarizationCostPassed);
2970 Cost += thisT()->getIntrinsicInstrCost(Attrs, CostKind);
2971 Cost +=
2972 thisT()->getCmpSelInstrCost(BinaryOperator::Select, RetTy, CondTy,
2974 return Cost;
2975 }
2976 case Intrinsic::smul_fix:
2977 case Intrinsic::umul_fix: {
2978 unsigned ExtSize = RetTy->getScalarSizeInBits() * 2;
2979 Type *ExtTy = RetTy->getWithNewBitWidth(ExtSize);
2980
2981 unsigned ExtOp =
2982 IID == Intrinsic::smul_fix ? Instruction::SExt : Instruction::ZExt;
2984
2986 Cost += 2 * thisT()->getCastInstrCost(ExtOp, ExtTy, RetTy, CCH, CostKind);
2987 Cost +=
2988 thisT()->getArithmeticInstrCost(Instruction::Mul, ExtTy, CostKind);
2989 Cost += 2 * thisT()->getCastInstrCost(Instruction::Trunc, RetTy, ExtTy,
2990 CCH, CostKind);
2991 Cost += thisT()->getArithmeticInstrCost(
2992 Instruction::LShr, RetTy, CostKind, {TTI::OK_AnyValue, TTI::OP_None},
2994 Cost += thisT()->getArithmeticInstrCost(
2995 Instruction::Shl, RetTy, CostKind, {TTI::OK_AnyValue, TTI::OP_None},
2997 Cost += thisT()->getArithmeticInstrCost(Instruction::Or, RetTy, CostKind);
2998 return Cost;
2999 }
3000 case Intrinsic::abs: {
3001 // abs(X) = select(icmp(X,0),X,sub(0,X))
3002 Type *CondTy = RetTy->getWithNewBitWidth(1);
3005 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, RetTy, CondTy,
3006 Pred, CostKind);
3007 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::Select, RetTy, CondTy,
3008 Pred, CostKind);
3009 // TODO: Should we add an OperandValueProperties::OP_Zero property?
3010 Cost += thisT()->getArithmeticInstrCost(
3011 BinaryOperator::Sub, RetTy, CostKind,
3013 return Cost;
3014 }
3015 case Intrinsic::fshl:
3016 case Intrinsic::fshr: {
3017 // fshl: (X << (Z % BW)) | (Y >> (BW - (Z % BW)))
3018 // fshr: (X << (BW - (Z % BW))) | (Y >> (Z % BW))
3019 Type *CondTy = RetTy->getWithNewBitWidth(1);
3021 Cost +=
3022 thisT()->getArithmeticInstrCost(BinaryOperator::Or, RetTy, CostKind);
3023 Cost +=
3024 thisT()->getArithmeticInstrCost(BinaryOperator::Sub, RetTy, CostKind);
3025 Cost +=
3026 thisT()->getArithmeticInstrCost(BinaryOperator::Shl, RetTy, CostKind);
3027 Cost += thisT()->getArithmeticInstrCost(BinaryOperator::LShr, RetTy,
3028 CostKind);
3029 // Non-constant shift amounts requires a modulo. If the typesize is a
3030 // power-2 then this will be converted to an and, otherwise it will use a
3031 // urem.
3032 Cost += thisT()->getArithmeticInstrCost(
3033 isPowerOf2_32(RetTy->getScalarSizeInBits()) ? BinaryOperator::And
3034 : BinaryOperator::URem,
3035 RetTy, CostKind, {TTI::OK_AnyValue, TTI::OP_None},
3036 {TTI::OK_UniformConstantValue, TTI::OP_None});
3037 // Shift-by-zero handling.
3038 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, RetTy, CondTy,
3040 Cost += thisT()->getCmpSelInstrCost(BinaryOperator::Select, RetTy, CondTy,
3042 return Cost;
3043 }
3044 case Intrinsic::fptosi_sat:
3045 case Intrinsic::fptoui_sat: {
3046 if (Tys.empty())
3047 break;
3048 Type *FromTy = Tys[0];
3049 bool IsSigned = IID == Intrinsic::fptosi_sat;
3050
3052 IntrinsicCostAttributes Attrs1(Intrinsic::minnum, FromTy,
3053 {FromTy, FromTy});
3054 Cost += thisT()->getIntrinsicInstrCost(Attrs1, CostKind);
3055 IntrinsicCostAttributes Attrs2(Intrinsic::maxnum, FromTy,
3056 {FromTy, FromTy});
3057 Cost += thisT()->getIntrinsicInstrCost(Attrs2, CostKind);
3058 Cost += thisT()->getCastInstrCost(
3059 IsSigned ? Instruction::FPToSI : Instruction::FPToUI, RetTy, FromTy,
3061 if (IsSigned) {
3062 Type *CondTy = RetTy->getWithNewBitWidth(1);
3063 Cost += thisT()->getCmpSelInstrCost(
3064 BinaryOperator::FCmp, FromTy, CondTy, CmpInst::FCMP_UNO, CostKind);
3065 Cost += thisT()->getCmpSelInstrCost(
3066 BinaryOperator::Select, RetTy, CondTy, CmpInst::FCMP_UNO, CostKind);
3067 }
3068 return Cost;
3069 }
3070 case Intrinsic::ucmp:
3071 case Intrinsic::scmp: {
3072 Type *CmpTy = Tys[0];
3073 Type *CondTy = RetTy->getWithNewBitWidth(1);
3075 thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, CmpTy, CondTy,
3077 CostKind) +
3078 thisT()->getCmpSelInstrCost(BinaryOperator::ICmp, CmpTy, CondTy,
3080 CostKind);
3081
3082 EVT VT = TLI->getValueType(DL, CmpTy, true);
3084 // x < y ? -1 : (x > y ? 1 : 0)
3085 Cost += 2 * thisT()->getCmpSelInstrCost(
3086 BinaryOperator::Select, RetTy, CondTy,
3088 } else {
3089 // zext(x > y) - zext(x < y)
3090 Cost +=
3091 2 * thisT()->getCastInstrCost(CastInst::ZExt, RetTy, CondTy,
3093 Cost += thisT()->getArithmeticInstrCost(BinaryOperator::Sub, RetTy,
3094 CostKind);
3095 }
3096 return Cost;
3097 }
3098 case Intrinsic::maximumnum:
3099 case Intrinsic::minimumnum: {
3100 // On platform that support FMAXNUM_IEEE/FMINNUM_IEEE, we expand
3101 // maximumnum/minimumnum to
3102 // ARG0 = fcanonicalize ARG0, ARG0 // to quiet ARG0
3103 // ARG1 = fcanonicalize ARG1, ARG1 // to quiet ARG1
3104 // RESULT = MAXNUM_IEEE ARG0, ARG1 // or MINNUM_IEEE
3105 // FIXME: In LangRef, we claimed FMAXNUM has the same behaviour of
3106 // FMAXNUM_IEEE, while the backend hasn't migrated the code yet.
3107 // Finally, we will remove FMAXNUM_IEEE and FMINNUM_IEEE.
3108 int IeeeISD =
3109 IID == Intrinsic::maximumnum ? ISD::FMAXNUM_IEEE : ISD::FMINNUM_IEEE;
3110 if (TLI->isOperationLegal(IeeeISD, LT.second)) {
3111 IntrinsicCostAttributes FCanonicalizeAttrs(Intrinsic::canonicalize,
3112 RetTy, Tys[0]);
3113 InstructionCost FCanonicalizeCost =
3114 thisT()->getIntrinsicInstrCost(FCanonicalizeAttrs, CostKind);
3115 return LT.first + FCanonicalizeCost * 2;
3116 }
3117 break;
3118 }
3119 case Intrinsic::clmul: {
3120 // This cost model should match the expansion in
3121 // TargetLowering::expandCLMUL.
3122 unsigned BW = RetTy->getScalarSizeInBits();
3123 InstructionCost AndCost =
3124 thisT()->getArithmeticInstrCost(Instruction::And, RetTy, CostKind);
3125 InstructionCost OrCost =
3126 thisT()->getArithmeticInstrCost(Instruction::Or, RetTy, CostKind);
3127 InstructionCost XorCost =
3128 thisT()->getArithmeticInstrCost(Instruction::Xor, RetTy, CostKind);
3129 InstructionCost MulCost =
3130 thisT()->getArithmeticInstrCost(Instruction::Mul, RetTy, CostKind);
3131
3132 // When the multiplication with holes approach is used, that emits 16
3133 // MULs, 8 + 4 ANDs, 12 XORs and 3 ORs.
3134 if (BW >= 32 && BW <= 64 &&
3136 TLI->getValueType(DL, RetTy))) {
3137 return 16 * MulCost + 12 * AndCost + 12 * XorCost + 3 * OrCost;
3138 }
3139
3140 InstructionCost PerBitCostMul = AndCost + MulCost + XorCost;
3141 InstructionCost PerBitCostBittest =
3142 AndCost +
3143 thisT()->getCmpSelInstrCost(BinaryOperator::Select, RetTy, RetTy,
3145 thisT()->getCmpSelInstrCost(Instruction::ICmp, RetTy, RetTy,
3147 InstructionCost PerBitCost = std::min(PerBitCostMul, PerBitCostBittest);
3148 return BW * PerBitCost;
3149 }
3150 default:
3151 break;
3152 }
3153
3154 // Else, assume that we need to scalarize this intrinsic. For math builtins
3155 // this will emit a costly libcall, adding call overhead and spills. Make it
3156 // very expensive.
3157 if (isVectorizedTy(RetTy)) {
3158 ArrayRef<Type *> RetVTys = getContainedTypes(RetTy);
3159
3160 // Scalable vectors cannot be scalarized, so return Invalid.
3161 if (any_of(concat<Type *const>(RetVTys, Tys),
3162 [](Type *Ty) { return isa<ScalableVectorType>(Ty); }))
3164
3165 InstructionCost ScalarizationCost = ScalarizationCostPassed;
3166 if (!SkipScalarizationCost) {
3167 ScalarizationCost = 0;
3168 for (Type *RetVTy : RetVTys) {
3169 ScalarizationCost += getScalarizationOverhead(
3170 cast<VectorType>(RetVTy), /*Insert=*/true,
3171 /*Extract=*/false, CostKind);
3172 }
3173 }
3174
3175 unsigned ScalarCalls = getVectorizedTypeVF(RetTy).getFixedValue();
3176 SmallVector<Type *, 4> ScalarTys;
3177 for (Type *Ty : Tys) {
3178 if (Ty->isVectorTy())
3179 Ty = Ty->getScalarType();
3180 ScalarTys.push_back(Ty);
3181 }
3182 IntrinsicCostAttributes Attrs(IID, toScalarizedTy(RetTy), ScalarTys, FMF);
3183 InstructionCost ScalarCost =
3184 thisT()->getIntrinsicInstrCost(Attrs, CostKind);
3185 for (Type *Ty : Tys) {
3186 if (auto *VTy = dyn_cast<VectorType>(Ty)) {
3187 if (!ICA.skipScalarizationCost())
3188 ScalarizationCost += getScalarizationOverhead(
3189 VTy, /*Insert*/ false, /*Extract*/ true, CostKind);
3190 ScalarCalls = std::max(ScalarCalls,
3191 cast<FixedVectorType>(VTy)->getNumElements());
3192 }
3193 }
3194 return ScalarCalls * ScalarCost + ScalarizationCost;
3195 }
3196
3197 // This is going to be turned into a library call, make it expensive.
3198 return SingleCallCost;
3199 }
3200
3201 /// Get memory intrinsic cost based on arguments.
3204 TTI::TargetCostKind CostKind) const override {
3205 unsigned Id = MICA.getID();
3206 Type *DataTy = MICA.getDataType();
3207 bool VariableMask = MICA.getVariableMask();
3208 Align Alignment = MICA.getAlignment();
3209
3210 switch (Id) {
3211 case Intrinsic::experimental_vp_strided_load:
3212 case Intrinsic::experimental_vp_strided_store: {
3213 unsigned Opcode = Id == Intrinsic::experimental_vp_strided_load
3214 ? Instruction::Load
3215 : Instruction::Store;
3216 // For a target without strided memory operations (or for an illegal
3217 // operation type on one which does), assume we lower to a gather/scatter
3218 // operation. (Which may in turn be scalarized.)
3219 return getCommonMaskedMemoryOpCost(Opcode, DataTy, Alignment,
3220 VariableMask, true, CostKind);
3221 }
3222 case Intrinsic::masked_scatter:
3223 case Intrinsic::masked_gather:
3224 case Intrinsic::vp_scatter:
3225 case Intrinsic::vp_gather: {
3226 unsigned Opcode = (MICA.getID() == Intrinsic::masked_gather ||
3227 MICA.getID() == Intrinsic::vp_gather)
3228 ? Instruction::Load
3229 : Instruction::Store;
3230
3231 return getCommonMaskedMemoryOpCost(Opcode, DataTy, Alignment,
3232 VariableMask, true, CostKind);
3233 }
3234 case Intrinsic::vp_load:
3235 case Intrinsic::vp_store:
3237 case Intrinsic::masked_load:
3238 case Intrinsic::masked_store: {
3239 unsigned Opcode =
3240 Id == Intrinsic::masked_load ? Instruction::Load : Instruction::Store;
3241 // TODO: Pass on AddressSpace when we have test coverage.
3242 return getCommonMaskedMemoryOpCost(Opcode, DataTy, Alignment, true, false,
3243 CostKind);
3244 }
3245 case Intrinsic::masked_compressstore:
3246 case Intrinsic::masked_expandload: {
3247 unsigned Opcode = MICA.getID() == Intrinsic::masked_expandload
3248 ? Instruction::Load
3249 : Instruction::Store;
3250 // Treat expand load/compress store as gather/scatter operation.
3251 // TODO: implement more precise cost estimation for these intrinsics.
3252 return getCommonMaskedMemoryOpCost(Opcode, DataTy, Alignment,
3253 VariableMask,
3254 /*IsGatherScatter*/ true, CostKind);
3255 }
3256 case Intrinsic::vp_load_ff:
3258 default:
3259 llvm_unreachable("unexpected intrinsic");
3260 }
3261 }
3262
3263 /// Compute a cost of the given call instruction.
3264 ///
3265 /// Compute the cost of calling function F with return type RetTy and
3266 /// argument types Tys. F might be nullptr, in this case the cost of an
3267 /// arbitrary call with the specified signature will be returned.
3268 /// This is used, for instance, when we estimate call of a vector
3269 /// counterpart of the given function.
3270 /// \param F Called function, might be nullptr.
3271 /// \param RetTy Return value types.
3272 /// \param Tys Argument types.
3273 /// \returns The cost of Call instruction.
3276 TTI::TargetCostKind CostKind) const override {
3277 return 10;
3278 }
3279
3280 unsigned getNumberOfParts(Type *Tp) const override {
3281 std::pair<InstructionCost, MVT> LT = getTypeLegalizationCost(Tp);
3282 if (!LT.first.isValid())
3283 return 0;
3284 // Try to find actual number of parts for non-power-of-2 elements as
3285 // ceil(num-of-elements/num-of-subtype-elements).
3286 if (auto *FTp = dyn_cast<FixedVectorType>(Tp);
3287 FTp && LT.second.isFixedLengthVector() &&
3288 !has_single_bit(FTp->getNumElements())) {
3289 if (auto *SubTp = dyn_cast_if_present<FixedVectorType>(
3290 EVT(LT.second).getTypeForEVT(Tp->getContext()));
3291 SubTp && SubTp->getElementType() == FTp->getElementType())
3292 return divideCeil(FTp->getNumElements(), SubTp->getNumElements());
3293 }
3294 return LT.first.getValue();
3295 }
3296
3299 TTI::TargetCostKind) const override {
3300 return 0;
3301 }
3302
3303 /// Try to calculate arithmetic and shuffle op costs for reduction intrinsics.
3304 /// We're assuming that reduction operation are performing the following way:
3305 ///
3306 /// %val1 = shufflevector<n x t> %val, <n x t> %undef,
3307 /// <n x i32> <i32 n/2, i32 n/2 + 1, ..., i32 n, i32 undef, ..., i32 undef>
3308 /// \----------------v-------------/ \----------v------------/
3309 /// n/2 elements n/2 elements
3310 /// %red1 = op <n x t> %val, <n x t> val1
3311 /// After this operation we have a vector %red1 where only the first n/2
3312 /// elements are meaningful, the second n/2 elements are undefined and can be
3313 /// dropped. All other operations are actually working with the vector of
3314 /// length n/2, not n, though the real vector length is still n.
3315 /// %val2 = shufflevector<n x t> %red1, <n x t> %undef,
3316 /// <n x i32> <i32 n/4, i32 n/4 + 1, ..., i32 n/2, i32 undef, ..., i32 undef>
3317 /// \----------------v-------------/ \----------v------------/
3318 /// n/4 elements 3*n/4 elements
3319 /// %red2 = op <n x t> %red1, <n x t> val2 - working with the vector of
3320 /// length n/2, the resulting vector has length n/4 etc.
3321 ///
3322 /// The cost model should take into account that the actual length of the
3323 /// vector is reduced on each iteration.
3326 // Targets must implement a default value for the scalable case, since
3327 // we don't know how many lanes the vector has.
3330
3331 Type *ScalarTy = Ty->getElementType();
3332 unsigned NumVecElts = cast<FixedVectorType>(Ty)->getNumElements();
3333 if ((Opcode == Instruction::Or || Opcode == Instruction::And) &&
3334 ScalarTy == IntegerType::getInt1Ty(Ty->getContext()) &&
3335 NumVecElts >= 2) {
3336 // Or reduction for i1 is represented as:
3337 // %val = bitcast <ReduxWidth x i1> to iReduxWidth
3338 // %res = cmp ne iReduxWidth %val, 0
3339 // And reduction for i1 is represented as:
3340 // %val = bitcast <ReduxWidth x i1> to iReduxWidth
3341 // %res = cmp eq iReduxWidth %val, 11111
3342 Type *ValTy = IntegerType::get(Ty->getContext(), NumVecElts);
3343 return thisT()->getCastInstrCost(Instruction::BitCast, ValTy, Ty,
3345 thisT()->getCmpSelInstrCost(Instruction::ICmp, ValTy,
3348 }
3349 unsigned NumReduxLevels = Log2_32(NumVecElts);
3350 InstructionCost ArithCost = 0;
3351 InstructionCost ShuffleCost = 0;
3352 std::pair<InstructionCost, MVT> LT = thisT()->getTypeLegalizationCost(Ty);
3353 unsigned LongVectorCount = 0;
3354 unsigned MVTLen =
3355 LT.second.isVector() ? LT.second.getVectorNumElements() : 1;
3356 while (NumVecElts > MVTLen) {
3357 NumVecElts /= 2;
3358 VectorType *SubTy = FixedVectorType::get(ScalarTy, NumVecElts);
3359 ShuffleCost += thisT()->getShuffleCost(
3360 TTI::SK_ExtractSubvector, SubTy, Ty, CostKind, {}, NumVecElts, SubTy);
3361 ArithCost += thisT()->getArithmeticInstrCost(Opcode, SubTy, CostKind);
3362 Ty = SubTy;
3363 ++LongVectorCount;
3364 }
3365
3366 NumReduxLevels -= LongVectorCount;
3367
3368 // The minimal length of the vector is limited by the real length of vector
3369 // operations performed on the current platform. That's why several final
3370 // reduction operations are performed on the vectors with the same
3371 // architecture-dependent length.
3372
3373 // By default reductions need one shuffle per reduction level.
3374 ShuffleCost +=
3375 NumReduxLevels * thisT()->getShuffleCost(TTI::SK_PermuteSingleSrc, Ty,
3376 Ty, CostKind, {}, 0, Ty);
3377 ArithCost +=
3378 NumReduxLevels * thisT()->getArithmeticInstrCost(Opcode, Ty, CostKind);
3379 return ShuffleCost + ArithCost +
3380 thisT()->getVectorInstrCost(Instruction::ExtractElement, Ty,
3381 CostKind, 0, nullptr, nullptr);
3382 }
3383
3384 /// Try to calculate the cost of performing strict (in-order) reductions,
3385 /// which involves doing a sequence of floating point additions in lane
3386 /// order, starting with an initial value. For example, consider a scalar
3387 /// initial value 'InitVal' of type float and a vector of type <4 x float>:
3388 ///
3389 /// Vector = <float %v0, float %v1, float %v2, float %v3>
3390 ///
3391 /// %add1 = %InitVal + %v0
3392 /// %add2 = %add1 + %v1
3393 /// %add3 = %add2 + %v2
3394 /// %add4 = %add3 + %v3
3395 ///
3396 /// As a simple estimate we can say the cost of such a reduction is 4 times
3397 /// the cost of a scalar FP addition. We can only estimate the costs for
3398 /// fixed-width vectors here because for scalable vectors we do not know the
3399 /// runtime number of operations.
3402 // Targets must implement a default value for the scalable case, since
3403 // we don't know how many lanes the vector has.
3406
3407 auto *VTy = cast<FixedVectorType>(Ty);
3409 VTy, /*Insert=*/false, /*Extract=*/true, CostKind);
3410 InstructionCost ArithCost = thisT()->getArithmeticInstrCost(
3411 Opcode, VTy->getElementType(), CostKind);
3412 ArithCost *= VTy->getNumElements();
3413
3414 return ExtractCost + ArithCost;
3415 }
3416
3419 std::optional<FastMathFlags> FMF,
3420 TTI::TargetCostKind CostKind) const override {
3421 assert(Ty && "Unknown reduction vector type");
3423 return getOrderedReductionCost(Opcode, Ty, CostKind);
3424 return getTreeReductionCost(Opcode, Ty, CostKind);
3425 }
3426
3427 /// Try to calculate op costs for min/max reduction operations.
3428 /// \param CondTy Conditional type for the Select instruction.
3431 TTI::TargetCostKind CostKind) const override {
3432 // Targets must implement a default value for the scalable case, since
3433 // we don't know how many lanes the vector has.
3436
3437 Type *ScalarTy = Ty->getElementType();
3438 unsigned NumVecElts = cast<FixedVectorType>(Ty)->getNumElements();
3439 unsigned NumReduxLevels = Log2_32(NumVecElts);
3440 InstructionCost MinMaxCost = 0;
3441 InstructionCost ShuffleCost = 0;
3442 std::pair<InstructionCost, MVT> LT = thisT()->getTypeLegalizationCost(Ty);
3443 unsigned LongVectorCount = 0;
3444 unsigned MVTLen =
3445 LT.second.isVector() ? LT.second.getVectorNumElements() : 1;
3446 while (NumVecElts > MVTLen) {
3447 NumVecElts /= 2;
3448 auto *SubTy = FixedVectorType::get(ScalarTy, NumVecElts);
3449
3450 ShuffleCost += thisT()->getShuffleCost(
3451 TTI::SK_ExtractSubvector, SubTy, Ty, CostKind, {}, NumVecElts, SubTy);
3452
3453 IntrinsicCostAttributes Attrs(IID, SubTy, {SubTy, SubTy}, FMF);
3454 MinMaxCost += getIntrinsicInstrCost(Attrs, CostKind);
3455 Ty = SubTy;
3456 ++LongVectorCount;
3457 }
3458
3459 NumReduxLevels -= LongVectorCount;
3460
3461 // The minimal length of the vector is limited by the real length of vector
3462 // operations performed on the current platform. That's why several final
3463 // reduction opertions are perfomed on the vectors with the same
3464 // architecture-dependent length.
3465 ShuffleCost +=
3466 NumReduxLevels * thisT()->getShuffleCost(TTI::SK_PermuteSingleSrc, Ty,
3467 Ty, CostKind, {}, 0, Ty);
3468 IntrinsicCostAttributes Attrs(IID, Ty, {Ty, Ty}, FMF);
3469 MinMaxCost += NumReduxLevels * getIntrinsicInstrCost(Attrs, CostKind);
3470 // The last min/max should be in vector registers and we counted it above.
3471 // So just need a single extractelement.
3472 return ShuffleCost + MinMaxCost +
3473 thisT()->getVectorInstrCost(Instruction::ExtractElement, Ty,
3474 CostKind, 0, nullptr, nullptr);
3475 }
3476
3478 getExtendedReductionCost(unsigned Opcode, bool IsUnsigned, Type *ResTy,
3479 VectorType *Ty, std::optional<FastMathFlags> FMF,
3480 TTI::TargetCostKind CostKind) const override {
3481 if (auto *FTy = dyn_cast<FixedVectorType>(Ty);
3482 FTy && IsUnsigned && Opcode == Instruction::Add &&
3483 FTy->getElementType() == IntegerType::getInt1Ty(Ty->getContext())) {
3484 // Represent vector_reduce_add(ZExt(<n x i1>)) as
3485 // ZExtOrTrunc(ctpop(bitcast <n x i1> to in)).
3486 auto *IntTy =
3487 IntegerType::get(ResTy->getContext(), FTy->getNumElements());
3488 IntrinsicCostAttributes ICA(Intrinsic::ctpop, IntTy, {IntTy},
3489 FMF ? *FMF : FastMathFlags());
3490 return thisT()->getCastInstrCost(Instruction::BitCast, IntTy, FTy,
3492 thisT()->getIntrinsicInstrCost(ICA, CostKind);
3493 }
3494 // Without any native support, this is equivalent to the cost of
3495 // vecreduce.opcode(ext(Ty A)).
3496 VectorType *ExtTy = VectorType::get(ResTy, Ty);
3497 InstructionCost RedCost =
3498 thisT()->getArithmeticReductionCost(Opcode, ExtTy, FMF, CostKind);
3499 InstructionCost ExtCost = thisT()->getCastInstrCost(
3500 IsUnsigned ? Instruction::ZExt : Instruction::SExt, ExtTy, Ty,
3502
3503 return RedCost + ExtCost;
3504 }
3505
3507 getMulAccReductionCost(bool IsUnsigned, unsigned RedOpcode, Type *ResTy,
3508 VectorType *Ty,
3509 TTI::TargetCostKind CostKind) const override {
3510 // Without any native support, this is equivalent to the cost of
3511 // vecreduce.add(mul(ext(Ty A), ext(Ty B))) or
3512 // vecreduce.add(mul(A, B)).
3513 assert((RedOpcode == Instruction::Add || RedOpcode == Instruction::Sub) &&
3514 "The reduction opcode is expected to be Add or Sub.");
3515 VectorType *ExtTy = VectorType::get(ResTy, Ty);
3516 InstructionCost RedCost = thisT()->getArithmeticReductionCost(
3517 RedOpcode, ExtTy, std::nullopt, CostKind);
3518 InstructionCost ExtCost = thisT()->getCastInstrCost(
3519 IsUnsigned ? Instruction::ZExt : Instruction::SExt, ExtTy, Ty,
3521
3522 InstructionCost MulCost =
3523 thisT()->getArithmeticInstrCost(Instruction::Mul, ExtTy, CostKind);
3524
3525 return RedCost + MulCost + 2 * ExtCost;
3526 }
3527
3529 unsigned Opcode, Type *InputTypeA, Type *InputTypeB, Type *AccumType,
3531 TTI::PartialReductionExtendKind OpBExtend, std::optional<unsigned> BinOp,
3533 std::optional<FastMathFlags> FMF) const override {
3534 unsigned EltSizeAcc = AccumType->getScalarSizeInBits();
3535 unsigned EltSizeInA = InputTypeA->getScalarSizeInBits();
3536 unsigned Ratio = EltSizeAcc / EltSizeInA;
3537 if (VF.getKnownMinValue() <= Ratio || VF.getKnownMinValue() % Ratio != 0 ||
3538 EltSizeAcc % EltSizeInA != 0 || (BinOp && InputTypeA != InputTypeB))
3540
3541 Type *InputVectorType = VectorType::get(InputTypeA, VF);
3542 Type *ExtInputVectorType = VectorType::get(AccumType, VF);
3543 Type *AccumVectorType =
3544 VectorType::get(AccumType, VF.divideCoefficientBy(Ratio));
3545
3546 InstructionCost ExtendCostA = 0;
3548 ExtendCostA = getCastInstrCost(
3550 ExtInputVectorType, InputVectorType, TTI::CastContextHint::None,
3551 CostKind);
3552
3553 // TODO: add cost of extracting subvectors from the source vector that
3554 // is to be partially reduced.
3555 InstructionCost ReductionOpCost =
3556 Ratio * getArithmeticInstrCost(Opcode, AccumVectorType, CostKind);
3557
3558 if (!BinOp)
3559 return ExtendCostA + ReductionOpCost;
3560
3561 InstructionCost ExtendCostB = 0;
3563 ExtendCostB = getCastInstrCost(
3565 ExtInputVectorType, InputVectorType, TTI::CastContextHint::None,
3566 CostKind);
3567 return ExtendCostA + ExtendCostB + ReductionOpCost +
3568 getArithmeticInstrCost(*BinOp, ExtInputVectorType, CostKind);
3569 }
3570
3572
3573 /// @}
3574};
3575
3576/// Concrete BasicTTIImpl that can be used if no further customization
3577/// is needed.
3578class BasicTTIImpl : public BasicTTIImplBase<BasicTTIImpl> {
3579 using BaseT = BasicTTIImplBase<BasicTTIImpl>;
3580
3581 friend class BasicTTIImplBase<BasicTTIImpl>;
3582
3583 const TargetSubtargetInfo *ST;
3584 const TargetLoweringBase *TLI;
3585
3586 const TargetSubtargetInfo *getST() const { return ST; }
3587 const TargetLoweringBase *getTLI() const { return TLI; }
3588
3589public:
3590 LLVM_ABI explicit BasicTTIImpl(const TargetMachine *TM, const Function &F);
3591};
3592
3593} // end namespace llvm
3594
3595#endif // LLVM_CODEGEN_BASICTTIIMPL_H
assert(UImm &&(UImm !=~static_cast< T >(0)) &&"Invalid immediate!")
unsigned Imm
unsigned uint64_t
This file implements a class to represent arbitrary precision integral constant values and operations...
MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL
#define X(NUM, ENUM, NAME)
Definition ELF.h:857
This file implements the BitVector class.
static GCRegistry::Add< ShadowStackGC > C("shadow-stack", "Very portable GC for uncooperative code generators")
static GCRegistry::Add< CoreCLRGC > E("coreclr", "CoreCLR-compatible GC")
#define LLVM_ABI
Definition Compiler.h:215
This file contains the declarations for the subclasses of Constant, which represent the different fla...
static cl::opt< OutputCostKind > CostKind("cost-kind", cl::desc("Target cost kind"), cl::init(OutputCostKind::RecipThroughput), cl::values(clEnumValN(OutputCostKind::RecipThroughput, "throughput", "Reciprocal throughput"), clEnumValN(OutputCostKind::Latency, "latency", "Instruction latency"), clEnumValN(OutputCostKind::CodeSize, "code-size", "Code size"), clEnumValN(OutputCostKind::SizeAndLatency, "size-latency", "Code size and latency"), clEnumValN(OutputCostKind::All, "all", "Print all cost kinds")))
const AbstractManglingParser< Derived, Alloc >::OperatorInfo AbstractManglingParser< Derived, Alloc >::Ops[]
#define F(x, y, z)
Definition MD5.cpp:54
#define I(x, y, z)
Definition MD5.cpp:57
static const Function * getCalledFunction(const Value *V)
#define T
ConstantRange Range(APInt(BitWidth, Low), APInt(BitWidth, High))
uint64_t IntrinsicInst * II
#define P(N)
SI Fold Operands
This file contains some templates that are useful if you are working with the STL at all.
This file defines the SmallPtrSet class.
This file defines the SmallVector class.
static TableGen::Emitter::Opt Y("gen-skeleton-entry", EmitSkeleton, "Generate example skeleton entry")
static SymbolRef::Type getType(const Symbol *Sym)
Definition TapiFile.cpp:39
This file describes how to lower LLVM code to machine code.
This file provides helpers for the implementation of a TargetTransformInfo-conforming class.
This pass exposes codegen information to IR-level passes.
Class for arbitrary precision integers.
Definition APInt.h:78
static APInt getAllOnes(unsigned numBits)
Return an APInt of a specified width with all bits set.
Definition APInt.h:231
void setBit(unsigned BitPosition)
Set the given bit to 1 whose position is given as "bitPosition".
Definition APInt.h:1351
bool sgt(const APInt &RHS) const
Signed greater than comparison.
Definition APInt.h:1206
unsigned getBitWidth() const
Return the number of bits in the APInt.
Definition APInt.h:1509
bool slt(const APInt &RHS) const
Signed less than comparison.
Definition APInt.h:1135
static APInt getZero(unsigned numBits)
Get the '0' value for the specified bit-width.
Definition APInt.h:197
an instruction to allocate memory on the stack
Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition ArrayRef.h:40
ArrayRef< T > drop_front(size_t N=1) const
Drop the first N elements of the array.
Definition ArrayRef.h:194
size_t size() const
Get the array size.
Definition ArrayRef.h:141
ArrayRef< T > drop_back(size_t N=1) const
Drop the last N elements of the array.
Definition ArrayRef.h:200
A cache of @llvm.assume calls within a function.
LLVM Basic Block Representation.
Definition BasicBlock.h:62
InstructionCost getFPOpCost(Type *Ty) const override
bool preferToKeepConstantsAttached(const Instruction &Inst, const Function &Fn) const override
InstructionCost getInterleavedMemoryOpCost(unsigned Opcode, Type *VecTy, unsigned Factor, ArrayRef< unsigned > Indices, Align Alignment, unsigned AddressSpace, TTI::TargetCostKind CostKind, bool UseMaskForCond=false, bool UseMaskForGaps=false) const override
InstructionCost getArithmeticInstrCost(unsigned Opcode, Type *Ty, TTI::TargetCostKind CostKind, TTI::OperandValueInfo Opd1Info={TTI::OK_AnyValue, TTI::OP_None}, TTI::OperandValueInfo Opd2Info={TTI::OK_AnyValue, TTI::OP_None}, ArrayRef< const Value * > Args={}, const Instruction *CxtI=nullptr) const override
InstructionCost getMinMaxReductionCost(Intrinsic::ID IID, VectorType *Ty, FastMathFlags FMF, TTI::TargetCostKind CostKind) const override
Try to calculate op costs for min/max reduction operations.
bool isIndexedLoadLegal(TTI::MemIndexedMode M, Type *Ty) const override
unsigned getCallerAllocaCost(const CallBase *CB, const AllocaInst *AI) const override
InstructionCost getCFInstrCost(unsigned Opcode, TTI::TargetCostKind CostKind, const Instruction *I=nullptr) const override
TypeSize getRegisterBitWidth(TargetTransformInfo::RegisterKind K) const override
bool shouldBuildLookupTables() const override
bool isNoopAddrSpaceCast(unsigned FromAS, unsigned ToAS) const override
bool isProfitableToHoist(Instruction *I) const override
unsigned getNumberOfParts(Type *Tp) const override
unsigned getMinPrefetchStride(unsigned NumMemAccesses, unsigned NumStridedMemAccesses, unsigned NumPrefetches, bool HasCall) const override
bool useAA() const override
unsigned getPrefetchDistance() const override
TTI::ShuffleKind improveShuffleKindFromMask(TTI::ShuffleKind Kind, ArrayRef< int > Mask, VectorType *SrcTy, int &Index, VectorType *&SubTy) const
InstructionCost getOperandsScalarizationOverhead(ArrayRef< Type * > Tys, TTI::TargetCostKind CostKind, TTI::VectorInstrContext VIC=TTI::VectorInstrContext::None) const override
Estimate the overhead of scalarizing an instruction's operands.
bool isLegalAddScalableImmediate(int64_t Imm) const override
bool haveFastClmul(IntegerType *Ty) const override
unsigned getAssumedAddrSpace(const Value *V) const override
std::optional< Value * > simplifyDemandedUseBitsIntrinsic(InstCombiner &IC, IntrinsicInst &II, APInt DemandedMask, KnownBits &Known, bool &KnownBitsComputed) const override
bool isLegalAddressingMode(Type *Ty, GlobalValue *BaseGV, int64_t BaseOffset, bool HasBaseReg, int64_t Scale, unsigned AddrSpace, Instruction *I=nullptr, int64_t ScalableOffset=0) const override
bool addrspacesMayAlias(unsigned AS0, unsigned AS1) const override
bool areInlineCompatible(const Function *Caller, const Function *Callee) const override
bool isIndexedStoreLegal(TTI::MemIndexedMode M, Type *Ty) const override
bool haveFastSqrt(Type *Ty) const override
bool collectFlatAddressOperands(SmallVectorImpl< int > &OpIndexes, Intrinsic::ID IID) const override
unsigned getEstimatedNumberOfCaseClusters(const SwitchInst &SI, unsigned &JumpTableSize, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI) const override
unsigned getStoreMinimumVF(unsigned VF, Type *ScalarMemTy, Type *ScalarValTy, Align Alignment, unsigned AddrSpace) const override
Value * rewriteIntrinsicWithAddressSpace(IntrinsicInst *II, Value *OldV, Value *NewV) const override
unsigned adjustInliningThreshold(const CallBase *CB) const override
unsigned getInliningThresholdMultiplier() const override
InstructionCost getScalarizationOverhead(VectorType *InTy, const APInt &DemandedElts, bool Insert, bool Extract, TTI::TargetCostKind CostKind, bool ForPoisonSrc=true, ArrayRef< Value * > VL={}, TTI::VectorInstrContext VIC=TTI::VectorInstrContext::None) const override
Estimate the overhead of scalarizing an instruction.
InstructionCost getVectorInstrCost(unsigned Opcode, Type *Val, TTI::TargetCostKind CostKind, unsigned Index, Value *Scalar, ArrayRef< std::tuple< Value *, User *, int > > ScalarUserAndIdx, TTI::VectorInstrContext VIC=TTI::VectorInstrContext::None) const override
int64_t getPreferredLargeGEPBaseOffset(int64_t MinOffset, int64_t MaxOffset)
bool shouldBuildRelLookupTables() const override
bool isTargetIntrinsicWithStructReturnOverloadAtField(Intrinsic::ID ID, int RetIdx) const override
InstructionCost getArithmeticReductionCost(unsigned Opcode, VectorType *Ty, std::optional< FastMathFlags > FMF, TTI::TargetCostKind CostKind) const override
InstructionCost getCmpSelInstrCost(unsigned Opcode, Type *ValTy, Type *CondTy, CmpInst::Predicate VecPred, TTI::TargetCostKind CostKind, TTI::OperandValueInfo Op1Info={TTI::OK_AnyValue, TTI::OP_None}, TTI::OperandValueInfo Op2Info={TTI::OK_AnyValue, TTI::OP_None}, const Instruction *I=nullptr) const override
InstructionCost getVectorInstrCost(const Instruction &I, Type *Val, TTI::TargetCostKind CostKind, unsigned Index, TTI::VectorInstrContext VIC=TTI::VectorInstrContext::None) const override
InstructionCost getScalingFactorCost(Type *Ty, GlobalValue *BaseGV, StackOffset BaseOffset, bool HasBaseReg, int64_t Scale, unsigned AddrSpace) const override
unsigned getEpilogueVectorizationMinVF() const override
InstructionCost getExtractWithExtendCost(unsigned Opcode, Type *Dst, VectorType *VecTy, unsigned Index, TTI::TargetCostKind CostKind) const override
InstructionCost getVectorSplitCost() const
bool isTruncateFree(Type *Ty1, Type *Ty2) const override
unsigned getFlatAddressSpace() const override
InstructionCost getCallInstrCost(Function *F, Type *RetTy, ArrayRef< Type * > Tys, TTI::TargetCostKind CostKind) const override
Compute a cost of the given call instruction.
void getUnrollingPreferences(Loop *L, ScalarEvolution &SE, TTI::UnrollingPreferences &UP, OptimizationRemarkEmitter *ORE) const override
InstructionCost getTreeReductionCost(unsigned Opcode, VectorType *Ty, TTI::TargetCostKind CostKind) const
Try to calculate arithmetic and shuffle op costs for reduction intrinsics.
~BasicTTIImplBase() override=default
std::pair< const Value *, unsigned > getPredicatedAddrSpace(const Value *V) const override
unsigned getMaxPrefetchIterationsAhead() const override
unsigned getMaxInterleaveFactor(ElementCount VF, bool HasUnorderedReductions) const override
void getPeelingPreferences(Loop *L, ScalarEvolution &SE, TTI::PeelingPreferences &PP) const override
InstructionCost getTypeBasedIntrinsicInstrCost(const IntrinsicCostAttributes &ICA, TTI::TargetCostKind CostKind) const
Get intrinsic cost based on argument types.
bool hasBranchDivergence(const Function *F=nullptr) const override
InstructionCost getOrderedReductionCost(unsigned Opcode, VectorType *Ty, TTI::TargetCostKind CostKind) const
Try to calculate the cost of performing strict (in-order) reductions, which involves doing a sequence...
std::optional< unsigned > getCacheAssociativity(TargetTransformInfo::CacheLevel Level) const override
bool shouldPrefetchAddressSpace(unsigned AS) const override
bool allowsMisalignedMemoryAccesses(LLVMContext &Context, unsigned BitWidth, unsigned AddressSpace, Align Alignment, unsigned *Fast) const override
unsigned getCacheLineSize() const override
std::optional< Instruction * > instCombineIntrinsic(InstCombiner &IC, IntrinsicInst &II) const override
bool shouldDropLSRSolutionIfLessProfitable() const override
int getInlinerVectorBonusPercent() const override
InstructionCost getMulAccReductionCost(bool IsUnsigned, unsigned RedOpcode, Type *ResTy, VectorType *Ty, TTI::TargetCostKind CostKind) const override
InstructionCost getIndexedVectorInstrCostFromEnd(unsigned Opcode, Type *Val, TTI::TargetCostKind CostKind, unsigned Index) const override
InstructionCost getCastInstrCost(unsigned Opcode, Type *Dst, Type *Src, TTI::CastContextHint CCH, TTI::TargetCostKind CostKind, const Instruction *I=nullptr) const override
std::pair< InstructionCost, MVT > getTypeLegalizationCost(Type *Ty) const
Estimate the cost of type-legalization and the legalized type.
InstructionCost getPartialReductionCost(unsigned Opcode, Type *InputTypeA, Type *InputTypeB, Type *AccumType, ElementCount VF, TTI::PartialReductionExtendKind OpAExtend, TTI::PartialReductionExtendKind OpBExtend, std::optional< unsigned > BinOp, TTI::TargetCostKind CostKind, std::optional< FastMathFlags > FMF) const override
bool isLegalAddImmediate(int64_t imm) const override
InstructionCost getReplicationShuffleCost(Type *EltTy, int ReplicationFactor, int VF, const APInt &DemandedDstElts, TTI::TargetCostKind CostKind) const override
bool isSingleThreaded() const override
InstructionCost getVectorInstrCost(unsigned Opcode, Type *Val, TTI::TargetCostKind CostKind, unsigned Index, const Value *Op0, const Value *Op1, TTI::VectorInstrContext VIC=TTI::VectorInstrContext::None) const override
bool isProfitableLSRChainElement(Instruction *I) const override
bool isValidAddrSpaceCast(unsigned FromAS, unsigned ToAS) const override
bool isTargetIntrinsicWithOverloadTypeAtArg(Intrinsic::ID ID, int OpdIdx) const override
bool isTargetIntrinsicWithScalarOpAtArg(Intrinsic::ID ID, unsigned ScalarOpdIdx) const override
std::optional< unsigned > getVScaleForTuning() const override
InstructionCost getExtendedReductionCost(unsigned Opcode, bool IsUnsigned, Type *ResTy, VectorType *Ty, std::optional< FastMathFlags > FMF, TTI::TargetCostKind CostKind) const override
InstructionCost getIntrinsicInstrCost(const IntrinsicCostAttributes &ICA, TTI::TargetCostKind CostKind) const override
Get intrinsic cost based on arguments.
bool preferTailFoldingOverEpilogue(TailFoldingInfo *TFI) const override
std::optional< Value * > simplifyDemandedVectorEltsIntrinsic(InstCombiner &IC, IntrinsicInst &II, APInt DemandedElts, APInt &UndefElts, APInt &UndefElts2, APInt &UndefElts3, std::function< void(Instruction *, unsigned, APInt, APInt &)> SimplifyAndSetOp) const override
InstructionCost getAddressComputationCost(Type *PtrTy, ScalarEvolution *, const SCEV *, TTI::TargetCostKind) const override
bool isFCmpOrdCheaperThanFCmpZero(Type *Ty) const override
InstructionCost getScalarizationOverhead(VectorType *RetTy, ArrayRef< const Value * > Args, ArrayRef< Type * > Tys, TTI::TargetCostKind CostKind) const
Estimate the overhead of scalarizing the inputs and outputs of an instruction, with return type RetTy...
TailFoldingStyle getPreferredTailFoldingStyle() const override
std::optional< unsigned > getCacheSize(TargetTransformInfo::CacheLevel Level) const override
bool isLegalICmpImmediate(int64_t imm) const override
InstructionCost getGEPCost(Type *PointeeType, const Value *Ptr, ArrayRef< const Value * > Operands, TTI::TargetCostKind CostKind, Type *AccessType) const override
bool isHardwareLoopProfitable(Loop *L, ScalarEvolution &SE, AssumptionCache &AC, TargetLibraryInfo *LibInfo, HardwareLoopInfo &HWLoopInfo) const override
unsigned getRegUsageForType(Type *Ty) const override
InstructionCost getShuffleCost(TTI::ShuffleKind Kind, VectorType *DstTy, VectorType *SrcTy, TTI::TargetCostKind CostKind, ArrayRef< int > Mask, int Index, VectorType *SubTp, ArrayRef< const Value * > Args={}, const Instruction *CxtI=nullptr) const override
InstructionCost getMemIntrinsicInstrCost(const MemIntrinsicCostAttributes &MICA, TTI::TargetCostKind CostKind) const override
Get memory intrinsic cost based on arguments.
BasicTTIImplBase(const TargetMachine *TM, const DataLayout &DL)
InstructionCost getMemoryOpCost(unsigned Opcode, Type *Src, Align Alignment, unsigned AddressSpace, TTI::TargetCostKind CostKind, TTI::OperandValueInfo OpInfo={TTI::OK_AnyValue, TTI::OP_None}, const Instruction *I=nullptr) const override
bool isTypeLegal(Type *Ty) const override
bool enableWritePrefetching() const override
bool isLSRCostLess(const TTI::LSRCost &C1, const TTI::LSRCost &C2) const override
InstructionCost getScalarizationOverhead(VectorType *InTy, bool Insert, bool Extract, TTI::TargetCostKind CostKind, bool ForPoisonSrc=true, ArrayRef< Value * > VL={}, TTI::VectorInstrContext VIC=TTI::VectorInstrContext::None) const
Helper wrapper for the DemandedElts variant of getScalarizationOverhead.
InstructionCost getBranchMispredictPenalty() const override
bool isNumRegsMajorCostOfLSR() const override
LLVM_ABI BasicTTIImpl(const TargetMachine *TM, const Function &F)
size_type count() const
Returns the number of bits which are set.
Definition BitVector.h:181
BitVector & set()
Set all bits in the bitvector.
Definition BitVector.h:366
BlockFrequencyInfo pass uses BlockFrequencyInfoImpl implementation to estimate IR basic block frequen...
Base class for all callable instructions (InvokeInst and CallInst) Holds everything related to callin...
static Type * makeCmpResultType(Type *opnd_type)
Create a result type for fcmp/icmp.
Predicate
This enumeration lists the possible predicates for CmpInst subclasses.
Definition InstrTypes.h:740
@ ICMP_SLE
signed less or equal
Definition InstrTypes.h:770
@ ICMP_UGT
unsigned greater than
Definition InstrTypes.h:763
@ ICMP_SGT
signed greater than
Definition InstrTypes.h:767
@ ICMP_ULT
unsigned less than
Definition InstrTypes.h:765
@ ICMP_NE
not equal
Definition InstrTypes.h:762
@ FCMP_UNO
1 0 0 0 True if unordered: isnan(X) | isnan(Y)
Definition InstrTypes.h:750
static CmpInst::Predicate getGTPredicate(Intrinsic::ID ID)
static CmpInst::Predicate getLTPredicate(Intrinsic::ID ID)
This class represents a range of values.
A parsed version of the target data layout string in and methods for querying it.
Definition DataLayout.h:64
constexpr bool isVector() const
One or more elements.
Definition TypeSize.h:320
static constexpr ElementCount getFixed(ScalarTy MinVal)
Definition TypeSize.h:305
constexpr bool isScalar() const
Exactly one element.
Definition TypeSize.h:316
Convenience struct for specifying and reasoning about fast-math flags.
Definition FMF.h:23
Container class for subtarget features.
Class to represent fixed width SIMD vectors.
unsigned getNumElements() const
static LLVM_ABI FixedVectorType * get(Type *ElementType, unsigned NumElts)
Definition Type.cpp:867
AttributeList getAttributes() const
Return the attribute list for this Function.
Definition Function.h:329
The core instruction combiner logic.
static InstructionCost getInvalid(CostType Val=0)
unsigned getOpcode() const
Returns a member of one of the enums like Instruction::Add.
Class to represent integer types.
static LLVM_ABI IntegerType * get(LLVMContext &C, unsigned NumBits)
This static method is the primary way of constructing an IntegerType.
Definition Type.cpp:348
unsigned getBitWidth() const
Get the number of bits in this IntegerType.
const SmallVectorImpl< Type * > & getArgTypes() const
const SmallVectorImpl< const Value * > & getArgs() const
InstructionCost getScalarizationCost() const
const IntrinsicInst * getInst() const
A wrapper class for inspecting calls to intrinsic functions.
This is an important class for using LLVM in a threaded context.
Definition LLVMContext.h:68
Represents a single loop in the control flow graph.
Definition LoopInfo.h:40
const FeatureBitset & getFeatureBits() const
Machine Value Type.
TypeSize getStoreSize() const
Return the number of bytes overwritten by a store of the specified value type.
Information for memory intrinsic cost model.
The optimization diagnostic interface.
LLVM_ABI void emit(DiagnosticInfoOptimizationBase &OptDiag)
Output the remark via the diagnostic handler and to the optimization record file.
Diagnostic information for applied optimization remarks.
static LLVM_ABI PointerType * get(LLVMContext &C, unsigned AddressSpace)
This constructs an opaque pointer to an object in a numbered address space.
Definition Type.cpp:911
Analysis providing profile information.
This class represents an analyzed expression in the program.
The main scalar evolution driver.
static LLVM_ABI bool isZeroEltSplatMask(ArrayRef< int > Mask, int NumSrcElts)
Return true if this shuffle mask chooses all elements with the same value as the first element of exa...
static LLVM_ABI bool isSpliceMask(ArrayRef< int > Mask, int NumSrcElts, int &Index)
Return true if this shuffle mask is a splice mask, concatenating the two inputs together and then ext...
static LLVM_ABI bool isSelectMask(ArrayRef< int > Mask, int NumSrcElts)
Return true if this shuffle mask chooses elements from its source vectors without lane crossings.
static LLVM_ABI bool isExtractSubvectorMask(ArrayRef< int > Mask, int NumSrcElts, int &Index)
Return true if this shuffle mask is an extract subvector mask.
static LLVM_ABI bool isReverseMask(ArrayRef< int > Mask, int NumSrcElts)
Return true if this shuffle mask swaps the order of elements from exactly one source vector.
static LLVM_ABI bool isTransposeMask(ArrayRef< int > Mask, int NumSrcElts)
Return true if this shuffle mask is a transpose mask.
static LLVM_ABI bool isInsertSubvectorMask(ArrayRef< int > Mask, int NumSrcElts, int &NumSubElts, int &Index)
Return true if this shuffle mask is an insert subvector mask.
std::pair< iterator, bool > insert(PtrType Ptr)
Inserts Ptr if and only if there is no element in the container equal to Ptr.
SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements.
This class consists of common code factored out of the SmallVector class to reduce code duplication b...
void push_back(const T &Elt)
This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.
StackOffset holds a fixed and a scalable offset in bytes.
Definition TypeSize.h:30
static StackOffset getScalable(int64_t Scalable)
Definition TypeSize.h:40
static StackOffset getFixed(int64_t Fixed)
Definition TypeSize.h:39
static LLVM_ABI StructType * create(LLVMContext &Context, StringRef Name)
This creates an identified struct.
Definition Type.cpp:683
Multiway switch.
Provides information about what library functions are available for the current target.
This base class for TargetLowering contains the SelectionDAG-independent parts that can be used from ...
bool isOperationExpand(unsigned Op, EVT VT) const
Return true if the specified operation is illegal on this target or unlikely to be made legal with cu...
int InstructionOpcodeToISD(unsigned Opcode) const
Get the ISD node that corresponds to the Instruction class opcode.
EVT getValueType(const DataLayout &DL, Type *Ty, bool AllowUnknown=false) const
Return the EVT corresponding to this LLVM type.
LegalizeAction
This enum indicates whether operations are valid for a target, and if not, what action should be used...
virtual bool preferSelectsOverBooleanArithmetic(EVT VT) const
Should we prefer selects to doing arithmetic on boolean types.
virtual bool isZExtFree(Type *FromTy, Type *ToTy) const
Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the...
virtual bool isSuitableForJumpTable(const SwitchInst *SI, uint64_t NumCases, uint64_t Range, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI) const
Return true if lowering to a jump table is suitable for a set of case clusters which may contain NumC...
virtual bool areJTsAllowed(const Function *Fn) const
Return true if lowering to a jump table is allowed.
bool isOperationLegalOrPromote(unsigned Op, EVT VT, bool LegalOnly=false) const
Return true if the specified operation is legal on this target or can be made legal using promotion.
LegalizeAction getTruncStoreAction(EVT ValVT, EVT MemVT, Align Alignment, unsigned AddrSpace) const
Return how this store with truncation should be treated: either it is legal, needs to be promoted to ...
bool isOperationCustom(unsigned Op, EVT VT) const
Return true if the operation uses custom lowering, regardless of whether the type is legal or not.
bool isSuitableForBitTests(const DenseMap< const BasicBlock *, unsigned int > &DestCmps, const APInt &Low, const APInt &High, const DataLayout &DL) const
Return true if lowering to a bit test is suitable for a set of case clusters which contains NumDests ...
virtual bool isTruncateFree(Type *FromTy, Type *ToTy) const
Return true if it's free to truncate a value of type FromTy to type ToTy.
bool isTypeLegal(EVT VT) const
Return true if the target has native support for the specified value type.
virtual bool isFreeAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const
Returns true if a cast from SrcAS to DestAS is "cheap", such that e.g.
bool isOperationLegal(unsigned Op, EVT VT) const
Return true if the specified operation is legal on this target.
bool isOperationLegalOrCustom(unsigned Op, EVT VT, bool LegalOnly=false) const
Return true if the specified operation is legal on this target or can be made legal with custom lower...
LegalizeAction getLoadAction(EVT ValVT, EVT MemVT, Align Alignment, unsigned AddrSpace, unsigned ExtType, bool Atomic) const
Return how this load with extension should be treated: either it is legal, needs to be promoted to a ...
LegalizeKind getTypeConversion(LLVMContext &Context, EVT VT) const
Return pair that represents the legalization kind (first) that needs to happen to EVT (second) in ord...
LegalizeTypeAction getTypeAction(LLVMContext &Context, EVT VT) const
Return how we should legalize values of this type, either it is already legal (return 'Legal') or we ...
bool isLoadLegal(EVT ValVT, EVT MemVT, Align Alignment, unsigned AddrSpace, unsigned ExtType, bool Atomic) const
Return true if the specified load with extension is legal on this target.
virtual bool isFAbsFree(EVT VT) const
Return true if an fabs operation is free to the point where it is never worthwhile to replace it with...
bool isOperationLegalOrCustomOrPromote(unsigned Op, EVT VT, bool LegalOnly=false) const
Return true if the specified operation is legal on this target or can be made legal with custom lower...
std::pair< LegalizeTypeAction, EVT > LegalizeKind
LegalizeKind holds the legalization kind that needs to happen to EVT in order to type-legalize it.
Primary interface to the complete machine description for the target machine.
bool isPositionIndependent() const
const Triple & getTargetTriple() const
virtual const TargetSubtargetInfo * getSubtargetImpl(const Function &) const
Virtual method implemented by subclasses that returns a reference to that target's TargetSubtargetInf...
CodeModel::Model getCodeModel() const
Returns the code model.
TargetSubtargetInfo - Generic base class for all target subtargets.
virtual const FeatureBitset & getInlineMustMatchFeatures() const =0
Target features where all mismatches prevent inlining.
virtual const FeatureBitset & getInlineInverseFeatures() const =0
Target features where the callee may have an additional feature, instead of the caller.
virtual const FeatureBitset & getInlineIgnoreFeatures() const =0
Target features to ignore for inline compatibility check.
virtual bool isProfitableLSRChainElement(Instruction *I) const
virtual TailFoldingStyle getPreferredTailFoldingStyle() const
virtual const DataLayout & getDataLayout() const
virtual std::optional< unsigned > getCacheAssociativity(TargetTransformInfo::CacheLevel Level) const
virtual std::optional< Value * > simplifyDemandedVectorEltsIntrinsic(InstCombiner &IC, IntrinsicInst &II, APInt DemandedElts, APInt &UndefElts, APInt &UndefElts2, APInt &UndefElts3, std::function< void(Instruction *, unsigned, APInt, APInt &)> SimplifyAndSetOp) const
virtual bool shouldDropLSRSolutionIfLessProfitable() const
virtual bool isHardwareLoopProfitable(Loop *L, ScalarEvolution &SE, AssumptionCache &AC, TargetLibraryInfo *LibInfo, HardwareLoopInfo &HWLoopInfo) const
virtual std::optional< Value * > simplifyDemandedUseBitsIntrinsic(InstCombiner &IC, IntrinsicInst &II, APInt DemandedMask, KnownBits &Known, bool &KnownBitsComputed) const
virtual bool preferTailFoldingOverEpilogue(TailFoldingInfo *TFI) const
virtual std::optional< Instruction * > instCombineIntrinsic(InstCombiner &IC, IntrinsicInst &II) const
virtual unsigned getEpilogueVectorizationMinVF() const
virtual InstructionCost getScalarizationOverhead(VectorType *Ty, const APInt &DemandedElts, bool Insert, bool Extract, TTI::TargetCostKind CostKind, bool ForPoisonSrc=true, ArrayRef< Value * > VL={}, TTI::VectorInstrContext VIC=TTI::VectorInstrContext::None) const
virtual bool isLoweredToCall(const Function *F) const
virtual InstructionCost getArithmeticInstrCost(unsigned Opcode, Type *Ty, TTI::TargetCostKind CostKind, TTI::OperandValueInfo Opd1Info, TTI::OperandValueInfo Opd2Info, ArrayRef< const Value * > Args, const Instruction *CxtI=nullptr) const
virtual InstructionCost getCFInstrCost(unsigned Opcode, TTI::TargetCostKind CostKind, const Instruction *I=nullptr) const
virtual bool isLSRCostLess(const TTI::LSRCost &C1, const TTI::LSRCost &C2) const
virtual InstructionCost getCastInstrCost(unsigned Opcode, Type *Dst, Type *Src, TTI::CastContextHint CCH, TTI::TargetCostKind CostKind, const Instruction *I) const
virtual InstructionCost getIntrinsicInstrCost(const IntrinsicCostAttributes &ICA, TTI::TargetCostKind CostKind) const
virtual InstructionCost getCmpSelInstrCost(unsigned Opcode, Type *ValTy, Type *CondTy, CmpInst::Predicate VecPred, TTI::TargetCostKind CostKind, TTI::OperandValueInfo Op1Info, TTI::OperandValueInfo Op2Info, const Instruction *I) const
InstructionCost getGEPCost(Type *PointeeType, const Value *Ptr, ArrayRef< const Value * > Operands, TTI::TargetCostKind CostKind, Type *AccessType) const override
This pass provides access to the codegen interfaces that are needed for IR-level transformations.
static LLVM_ABI OperandValueInfo getOperandInfo(const Value *V)
Collect properties of V used in cost analysis, e.g. OP_PowerOf2.
TargetCostKind
The kind of cost model.
@ TCK_RecipThroughput
Reciprocal throughput.
@ TCK_CodeSize
Instruction code size.
@ TCK_Latency
The latency of instruction.
static bool requiresOrderedReduction(std::optional< FastMathFlags > FMF)
A helper function to determine the type of reduction algorithm used for a given Opcode and set of Fas...
llvm::VectorInstrContext VectorInstrContext
@ TCC_Expensive
The cost of a 'div' instruction on x86.
@ TCC_Basic
The cost of a typical 'add' instruction.
static LLVM_ABI Instruction::CastOps getOpcodeForPartialReductionExtendKind(PartialReductionExtendKind Kind)
Get the cast opcode for an extension kind.
MemIndexedMode
The type of load/store indexing.
static LLVM_ABI VectorInstrContext getVectorInstrContextHint(const Instruction *I)
Calculates a VectorInstrContext from I.
ShuffleKind
The various kinds of shuffle patterns for vector queries.
@ SK_InsertSubvector
InsertSubvector. Index indicates start offset.
@ SK_Select
Selects elements from the corresponding lane of either source operand.
@ SK_PermuteSingleSrc
Shuffle elements of single source vector with any shuffle mask.
@ SK_Transpose
Transpose two vectors.
@ SK_Splice
Concatenates elements from the first input vector with elements of the second input vector.
@ SK_Broadcast
Broadcast element 0 to all other elements.
@ SK_PermuteTwoSrc
Merge elements from two source vectors into one with any shuffle mask.
@ SK_Reverse
Reverse the order of the vector.
@ SK_ExtractSubvector
ExtractSubvector Index indicates start offset.
CastContextHint
Represents a hint about the context in which a cast is used.
@ None
The cast is not used with a load/store of any kind.
@ Normal
The cast is used with a normal load/store.
CacheLevel
The possible cache levels.
Triple - Helper class for working with autoconf configuration names.
Definition Triple.h:48
LLVM_ABI bool isArch64Bit() const
Test whether the architecture is 64-bit.
Definition Triple.cpp:1822
bool isAArch64() const
Tests whether the target is AArch64 (little and big endian).
Definition Triple.h:1094
static constexpr TypeSize getFixed(ScalarTy ExactSize)
Definition TypeSize.h:339
The instances of the Type class are immutable: once they are created, they are never changed.
Definition Type.h:46
bool isVectorTy() const
True if this is an instance of VectorType.
Definition Type.h:288
bool isPointerTy() const
True if this is an instance of PointerType.
Definition Type.h:282
LLVM_ABI unsigned getPointerAddressSpace() const
Get the address space of this pointer or pointer vector type.
static LLVM_ABI IntegerType * getInt8Ty(LLVMContext &C)
Definition Type.cpp:307
Type * getScalarType() const
If this is a vector type, return the element type, otherwise return 'this'.
Definition Type.h:368
LLVM_ABI Type * getWithNewBitWidth(unsigned NewBitWidth) const
Given an integer or vector type, change the lane bitwidth to NewBitwidth, whilst keeping the old numb...
LLVM_ABI Type * getWithNewType(Type *EltTy) const
Given vector type, change the element type, whilst keeping the old number of elements.
LLVMContext & getContext() const
Return the LLVMContext in which this type was uniqued.
Definition Type.h:130
LLVM_ABI unsigned getScalarSizeInBits() const LLVM_READONLY
If this is a vector type, return the getPrimitiveSizeInBits value for the element type.
Definition Type.cpp:232
static LLVM_ABI IntegerType * getInt1Ty(LLVMContext &C)
Definition Type.cpp:306
static LLVM_ABI IntegerType * getIntNTy(LLVMContext &C, unsigned N)
Definition Type.cpp:313
bool isFPOrFPVectorTy() const
Return true if this is a FP type or a vector of FP.
Definition Type.h:227
Type * getContainedType(unsigned i) const
This method is used to implement the type iterator (defined at the end of the file).
Definition Type.h:397
bool isVoidTy() const
Return true if this is 'void'.
Definition Type.h:141
Value * getOperand(unsigned i) const
Definition User.h:207
static LLVM_ABI std::optional< unsigned > getFunctionalOpcodeForVP(Intrinsic::ID ID)
static LLVM_ABI std::optional< Intrinsic::ID > getFunctionalIntrinsicIDForVP(Intrinsic::ID ID)
static LLVM_ABI bool isVPIntrinsic(Intrinsic::ID)
static LLVM_ABI bool isVPReduction(Intrinsic::ID ID)
LLVM Value Representation.
Definition Value.h:75
Type * getType() const
All values are typed, get the type of this value.
Definition Value.h:255
Base class of all SIMD vector types.
static VectorType * getHalfElementsVectorType(VectorType *VTy)
This static method returns a VectorType with half as many elements as the input type and the same ele...
static LLVM_ABI VectorType * get(Type *ElementType, ElementCount EC)
This static method is the primary way to construct an VectorType.
Type * getElementType() const
constexpr ScalarTy getFixedValue() const
Definition TypeSize.h:200
static constexpr bool isKnownLT(const FixedOrScalableQuantity &LHS, const FixedOrScalableQuantity &RHS)
Definition TypeSize.h:216
constexpr bool isScalable() const
Returns whether the quantity is scaled by a runtime quantity (vscale).
Definition TypeSize.h:168
constexpr ScalarTy getKnownMinValue() const
Returns the minimum value this quantity can represent.
Definition TypeSize.h:165
constexpr LeafTy divideCoefficientBy(ScalarTy RHS) const
We do not provide the '/' operator here because division for polynomial types does not work in the sa...
Definition TypeSize.h:252
#define llvm_unreachable(msg)
Marks that the current location is not supposed to be reachable.
constexpr char Args[]
Key for Kernel::Metadata::mArgs.
LLVM_ABI APInt ScaleBitMask(const APInt &A, unsigned NewBitWidth, bool MatchAllBits=false)
Splat/Merge neighboring bits to widen/narrow the bitmask represented by.
Definition APInt.cpp:3043
ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...
Definition ISDOpcodes.h:24
@ BSWAP
Byte Swap and Counting operators.
Definition ISDOpcodes.h:789
@ SMULFIX
RESULT = [US]MULFIX(LHS, RHS, SCALE) - Perform fixed point multiplication on 2 integers with the same...
Definition ISDOpcodes.h:394
@ FMA
FMA - Perform a * b + c with no intermediate rounding step.
Definition ISDOpcodes.h:520
@ FMODF
FMODF - Decomposes the operand into integral and fractional parts, each having the same type and sign...
@ FATAN2
FATAN2 - atan2, inspired by libm.
@ FSINCOSPI
FSINCOSPI - Compute both the sine and cosine times pi more accurately than FSINCOS(pi*x),...
@ FADD
Simple binary floating point operators.
Definition ISDOpcodes.h:417
@ ABS
ABS - Determine the unsigned absolute value of a signed integer value of the same bitwidth.
Definition ISDOpcodes.h:749
@ SDIVREM
SDIVREM/UDIVREM - Divide two integers and produce both a quotient and remainder result.
Definition ISDOpcodes.h:280
@ CLMUL
Carry-less multiplication operations.
Definition ISDOpcodes.h:780
@ FLDEXP
FLDEXP - ldexp, inspired by libm (op0 * 2**op1).
@ FSINCOS
FSINCOS - Compute both fsin and fcos as a single operation.
@ SSUBO
Same for subtraction.
Definition ISDOpcodes.h:352
@ BRIND
BRIND - Indirect branch.
@ BR_JT
BR_JT - Jumptable branch.
@ FCANONICALIZE
Returns platform specific canonical encoding of a floating point number.
Definition ISDOpcodes.h:543
@ SSUBSAT
RESULT = [US]SUBSAT(LHS, RHS) - Perform saturation subtraction on 2 integers with the same bit width ...
Definition ISDOpcodes.h:374
@ SELECT
Select(COND, TRUEVAL, FALSEVAL).
Definition ISDOpcodes.h:806
@ SADDO
RESULT, BOOL = [SU]ADDO(LHS, RHS) - Overflow-aware nodes for addition.
Definition ISDOpcodes.h:348
@ FMINNUM_IEEE
FMINNUM_IEEE/FMAXNUM_IEEE - Perform floating-point minimumNumber or maximumNumber on two values,...
@ FMINNUM
FMINNUM/FMAXNUM - Perform floating-point minimum maximum on two values, following IEEE-754 definition...
@ SMULO
Same for multiplication.
Definition ISDOpcodes.h:356
@ SMIN
[US]{MIN/MAX} - Binary minimum or maximum of signed or unsigned integers.
Definition ISDOpcodes.h:729
@ MASKED_UDIV
Masked vector arithmetic that returns poison on disabled lanes.
@ VSELECT
Select with a vector condition (op #0) and two vector operands (ops #1 and #2), returning a vector re...
Definition ISDOpcodes.h:815
@ FMINIMUM
FMINIMUM/FMAXIMUM - NaN-propagating minimum/maximum that also treat -0.0 as less than 0....
@ SCMP
[US]CMP - 3-way comparison of signed or unsigned integers.
Definition ISDOpcodes.h:737
@ FP_TO_SINT_SAT
FP_TO_[US]INT_SAT - Convert floating point value in operand 0 to a signed or unsigned scalar integer ...
Definition ISDOpcodes.h:955
@ FCOPYSIGN
FCOPYSIGN(X, Y) - Return the value of X with the sign of Y.
Definition ISDOpcodes.h:536
@ SADDSAT
RESULT = [US]ADDSAT(LHS, RHS) - Perform saturation addition on 2 integers with the same bit width (W)...
Definition ISDOpcodes.h:365
@ FMINIMUMNUM
FMINIMUMNUM/FMAXIMUMNUM - minimumnum/maximumnum that is same with FMINNUM_IEEE and FMAXNUM_IEEE besid...
MemIndexedMode
MemIndexedMode enum - This enum defines the load / store indexed addressing modes.
LLVM_ABI bool isTargetIntrinsic(ID IID)
isTargetIntrinsic - Returns true if IID is an intrinsic specific to a certain target.
DiagnosticInfoOptimizationBase::Argument NV
friend class Instruction
Iterator for Instructions in a `BasicBlock.
Definition BasicBlock.h:73
This is an optimization pass for GlobalISel generic memory operations.
bool all_of(R &&range, UnaryPredicate P)
Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly.
Definition STLExtras.h:1739
LLVM_ABI Intrinsic::ID getMinMaxReductionIntrinsicOp(Intrinsic::ID RdxID)
Returns the min/max intrinsic used when expanding a min/max reduction.
detail::zippy< detail::zip_first, T, U, Args... > zip_equal(T &&t, U &&u, Args &&...args)
zip iterator that assumes that all iteratees have the same length.
Definition STLExtras.h:840
InstructionCost Cost
@ Known
Known to have no common set bits.
auto enumerate(FirstRange &&First, RestRanges &&...Rest)
Given two or more input ranges, returns a new range whose values are tuples (A, B,...
Definition STLExtras.h:2554
Type * toScalarizedTy(Type *Ty)
A helper for converting vectorized types to scalarized (non-vector) types.
decltype(auto) dyn_cast(const From &Val)
dyn_cast<X> - Return the argument parameter cast to the specified type.
Definition Casting.h:643
auto dyn_cast_if_present(const Y &Val)
dyn_cast_if_present<X> - Functionally identical to dyn_cast, except that a null (or none in the case ...
Definition Casting.h:732
LLVM_ABI unsigned getArithmeticReductionInstruction(Intrinsic::ID RdxID)
Returns the arithmetic instruction opcode used when expanding a reduction.
bool isVectorizedTy(Type *Ty)
Returns true if Ty is a vector type or a struct of vector types where all vector types share the same...
detail::concat_range< ValueT, RangeTs... > concat(RangeTs &&...Ranges)
Returns a concatenated range across two or more ranges.
Definition STLExtras.h:1151
auto dyn_cast_or_null(const Y &Val)
Definition Casting.h:753
constexpr bool has_single_bit(T Value) noexcept
Definition bit.h:149
bool any_of(R &&range, UnaryPredicate P)
Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.
Definition STLExtras.h:1746
unsigned Log2_32(uint32_t Value)
Return the floor log base 2 of the specified value, -1 if the value is zero.
Definition MathExtras.h:326
constexpr bool isPowerOf2_32(uint32_t Value)
Return true if the argument is a power of two > 0.
Definition MathExtras.h:280
ElementCount getVectorizedTypeVF(Type *Ty)
Returns the number of vector elements for a vectorized type.
LLVM_ABI ConstantRange getVScaleRange(const Function *F, unsigned BitWidth)
Determine the possible constant range of vscale with the given bit width, based on the vscale_range f...
class LLVM_GSL_OWNER SmallVector
Forward declaration of SmallVector so that calculateSmallVectorDefaultInlinedElements can reference s...
bool isa(const From &Val)
isa<X> - Return true if the parameter to the template is an instance of one of the template type argu...
Definition Casting.h:547
constexpr int PoisonMaskElem
constexpr T divideCeil(U Numerator, V Denominator)
Returns the integer ceil(Numerator / Denominator).
Definition MathExtras.h:389
@ UMin
Unsigned integer min implemented in terms of select(cmp()).
@ UMax
Unsigned integer max implemented in terms of select(cmp()).
@ Fast
Assign the register banks as fast as possible (default).
DWARFExpression::Operation Op
ArrayRef(const T &OneElt) -> ArrayRef< T >
constexpr unsigned BitWidth
decltype(auto) cast(const From &Val)
cast<X> - Return the argument parameter cast to the specified type.
Definition Casting.h:559
ArrayRef< Type * > getContainedTypes(Type *const &Ty)
Returns the types contained in Ty.
LLVM_ABI cl::opt< unsigned > PartialUnrollingThreshold
LLVM_ABI bool isVectorizedStructTy(StructType *StructTy)
Returns true if StructTy is an unpacked literal struct where all elements are vectors of matching ele...
#define N
This struct is a compact representation of a valid (non-zero power of two) alignment.
Definition Alignment.h:39
Extended Value Type.
Definition ValueTypes.h:35
bool isSimple() const
Test if the given EVT is simple (as opposed to being extended).
Definition ValueTypes.h:145
ElementCount getVectorElementCount() const
Definition ValueTypes.h:373
static LLVM_ABI EVT getEVT(Type *Ty, bool HandleUnknown=false)
Return the value type corresponding to the specified type.
MVT getSimpleVT() const
Return the SimpleValueType held in the specified simple EVT.
Definition ValueTypes.h:339
static EVT getIntegerVT(LLVMContext &Context, unsigned BitWidth)
Returns the EVT that represents an integer with the given number of bits.
Definition ValueTypes.h:61
LLVM_ABI Type * getTypeForEVT(LLVMContext &Context) const
This method returns an LLVM type corresponding to the specified EVT.
Attributes of a target dependent hardware loop.
static LLVM_ABI bool hasVectorMaskArgument(RTLIB::LibcallImpl Impl)
Returns true if the function has a vector mask argument, which is assumed to be the last argument.
This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg + ScalableOffset*...
bool AllowPeeling
Allow peeling off loop iterations.
bool AllowLoopNestsPeeling
Allow peeling off loop iterations for loop nests.
bool PeelProfiledIterations
Allow peeling basing on profile.
unsigned PeelCount
A forced peeling factor (the number of bodied of the original loop that should be peeled off before t...
Parameters that control the generic loop unrolling transformation.
bool UpperBound
Allow using trip count upper bound to unroll loops.
unsigned PartialOptSizeThreshold
The cost threshold for the unrolled loop when optimizing for size, like OptSizeThreshold,...
unsigned PartialThreshold
The cost threshold for the unrolled loop, like Threshold, but used for partial/runtime unrolling (set...
bool Runtime
Allow runtime unrolling (unrolling of loops to expand the size of the loop body even when the number ...
bool Partial
Allow partial unrolling (unrolling of loops to expand the size of the loop body, not only to eliminat...
unsigned OptSizeThreshold
The cost threshold for the unrolled loop when optimizing for size (set to UINT_MAX to disable).